



# Reliability Report 51 Q1 2011



Copyright © 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

<b>Overview .....</b>	<b>4</b>
Altera Quality Systems .....	4
Figure 1: Typical Product Flow Chart .....	5
<b>Reliability Methodology .....</b>	<b>6</b>
Table I: Reliability Qualification Requirements .....	7
Table II: Reliability Monitor Program .....	8
Lifetest: Methodology and Failure Rate Prediction .....	9
Lifetest Methodology.....	9
Failure Rate Prediction .....	10
Table III: Common Failure Mechanisms and Acceleration Factors .....	11
<b>Lifetest Results .....</b>	<b>12</b>
FLEX 0.42 $\mu$ Products .....	12
FLEX 0.3/0.35 $\mu$ Products .....	13
FLEX, ACEX, and APEX 0.22 $\mu$ Products .....	14
APEX, Excalibur, and Mercury 0.18 $\mu$ Products.....	15
APEX and Mercury 0.15 $\mu$ Products .....	16
Stratix, Stratix GX, Cyclone and HardCopy 0.13 $\mu$ Products.....	17
Stratix II, Stratix II GX, Cyclone II, Arria GX and HardCopy II 90 nm Products .....	18
Stratix III and Cyclone III 65/60 nm Products .....	19
Stratix IV, Arria II GX and HardCopy III & IV 40 nm Products .....	20
MAX 7000S and MAX 9000 - Third Generation .....	21
MAX 7000A and MAX 3000A - Fourth Generation.....	22
MAX 7000B - Fifth Generation.....	23
MAX II 0.18 $\mu$ FLASH products.....	24
Configuration Devices - EPROM.....	25
Configuration Devices – Flash Memory.....	26
<b>High Temperature Storage .....</b>	<b>27</b>
<b>Reflow Simulation and Moisture Preconditioning .....</b>	<b>30</b>
<b>Accelerated Moisture Resistance.....</b>	<b>31</b>
Autoclave.....	31
Unbiased HAST.....	31
<b>Temperature Humidity Bias .....</b>	<b>35</b>
H.A.S.T.....	37
<b>Temperature Cycling.....</b>	<b>39</b>
<b>Solder Joint Reliability .....</b>	<b>44</b>
<b>Serial Configuration Devices.....</b>	<b>47</b>

## Overview

Altera® designs and manufactures Programmable Logic Devices (PLDs). These are user configurable integrated circuits used to implement custom digital logic functions. Altera offers a wide assortment of PLD and configuration device families. These are all described in detail in the appropriate device data sheet.

Product information, such as device architecture, detailed packaging information, handling and surface mount guidelines, and product change notifications can also be found at Altera's Web site: <http://www.altera.com>. Altera literature is available in Adobe Acrobat and postscript format.

Altera Technical Support is also available at Altera's Support web site, which includes mySupport <<https://www.altera.com/myaltera/mal-index.jsp>>, Altera's technical on-line support system and the Altera Knowledge Database, both of which can be used to find answers to technical questions. Additionally, Altera maintains a toll-free customer hotline for general assistance: 800-800-EPLD (1-408-544-8767 if calling from outside US).

Altera has a closed loop quality and reliability system that conforms to the requirements of ISO 9001:2008, MIL-I-45208 and JEDEC standards. Altera and all of its major suppliers are ISO 9000 certified. Altera's Reliability qualification and monitoring programs are also governed by internal specifications, which define procedures, pass/fail requirements, and corrective actions. Altera has been ISO9001 certified since October, 1994. Altera's ISO 9001 auditors are the National Standards Authority of Ireland, NSAI.

Altera's corporate mission is to be the preferred supplier of leading edge Programmable Logic Silicon Solutions, Intellectual Property, related Software Development Tools, and Technical Support. Altera will use this advantage to gain market share penetration into the larger Logic IC market. To achieve and maintain this preferred supplier status, Altera must provide cost-effective, state-of-the-art solutions to our customers in a timely manner while consistently meeting or exceeding their quality, reliability, and service expectations.


### Altera Quality Systems

Altera's quality system is designed to meet all the requirements of ISO 9001, and is described in Altera's Quality Manual, 11G-00000. Altera's quality systems have also been reviewed and assessed in great detail by some of its major customers, which include multinational corporations from all over the world. Altera maintains complete on-line documentation and computer aided manufacturing systems to control product manufacturing. Internal specifications are in compliance with applicable JEDEC standards. Altera's computer aided manufacturing enables complete fabrication and assembly lot traceability. Altera maintains a network of Applications and Quality engineering personnel to support customers in the design, debug, manufacturing, and distribution of its products.

Altera is able to provide automotive supply chain with the highest levels of quality and reliability because all of Altera's manufacturing partners (TSMC, ASE and AMKOR) are certified and registered to ISO/TS 16949 automotive industry quality standard.

Altera performs comprehensive testing and manufacturing controls on all its products. Figure 1 shows a typical product manufacturing flow.

**Figure 1: Typical Product Flow Chart**



## Reliability Methodology

Reliability qualifications and monitoring are performed on a Product Family basis. All members of a product family utilize the same circuit architecture, fabrication process, and share the same package types. Examples of Altera's product families are MAX<sup>®</sup> 3000, MAX 7000, FLEX 10K, APEX<sup>™</sup>, Stratix<sup>®</sup>, Stratix GX, Cyclone<sup>®</sup>, Stratix II, Stratix II GX, Cyclone II, Stratix III, Cyclone III, Stratix IV, Cyclone IV, Stratix V, MAX II, MAX V and HardCopy<sup>®</sup>. A product family will contain several products all based upon the same logic elements, embedded storage elements, and programmable interconnect technology. Product families have 2 to 10 members, with a range of densities and packaging options. For reliability purposes such as data reporting and failure rate prediction, a product family will be reported on a fabrication process technology. The fabrication process is described by the storage element technology (i.e. SRAM, EPROM, or EEPROM) and feature size (i.e. 0.13 $\mu$  or 65 nm).

Product families are qualified based upon the requirements specified in Table I. Reliability monitors are based on the schedules specified in Table 2. Product family qualification will include products with a range of densities, package types, and package leadcounts. If a new product is added to the product family with a significant increase (more than 50%) in logic elements, a product qualification will be performed.

Products shipped into the automotive market are also qualified to the Automotive Electronics Council standard AEC-Q100 requirements, which require a much larger sample size. Altera is a member of the AEC and AEC-Q100. Details may be found at [www.aecouncil.com](http://www.aecouncil.com).

Products shipped into the military/aerospace market are qualified to the requirements of the AQEC (Aerospace Qualified Electronic Component) standard, GEIA-Std-0002-1. Altera was the first semiconductor supplier to announce compliance to this standard for the Cyclone, Stratix and MAX II families. This standard emphasizes the communication between the IC supplier and the military/aerospace and defense contractors.

Customers are notified of changes to products through Altera's Product Change Notification system. Notifications are based on changes affecting form, fit, or function. Notifications are also found at Altera's Web site at [www.altera.com](http://www.altera.com). Customers can also sign-up to Altera's PCN mailing list at <https://www.altera.com/literature/updates/registration/upd-registration.jsp>

Reliability monitors are performed on a regular basis in order to assure that Altera's normal production testing and process control methodologies produce reliable products. The Reliability monitor program is also based upon a product family methodology. Different products and package types are procured from normal production on a Last In First Out (LIFO) schedule to monitor product reliability. Results in this report cover data gathered in the last 24 months.

**Table I: Reliability Qualification Requirements**

<b>Table I: Reliability Qualification Requirements</b>				
<b>TYPE OF TEST</b>			<b>Full Qualification</b>	
<b>MIL-STD-883 or JEDEC Std.</b>	<b>METHOD /CONDITION</b>	<b>SAMPLE SIZE</b>	<b># of Lots</b>	<b>Accept Criteria # Rej./Lot</b>
Life Test JESD22-A108	1000 hours @ 1.1 - 1.2 x Vcc, Tj:110°C min, 140°C max 2000 hours for reference	≤100 pins (77) 101-240 pins (45) >240 pins (25)	3	1 1 0 < 200 FIT@55°C
Retention Bake JESD22-A103	1000 hours min. @ 150°C, 168 hours min @ 245°C for wafer level may be substituted.	≤100 pins 45 >100 pins 25	3	1 0
Temperature Cycling JESD22-A104	Preconditioning + 700 cycles. -55°C to +125°C (condition B)	≤100 pins 45 >100 pins 25	3	1 0
Biased Humidity/Temp Or H.A.S.T JESD-A101 or A110	Preconditioning + 85°C, 85% R.H.; 1000 hours min. @ Vcc nominal; Alternate Pin Bias Or 130°C, 85% RH, 48 or 96 hours, Vcc nom.	≤100 pins 45 >100 pins 25	3	1 0
Autoclave JESD22-A102	121°C, 15 PSIG; 96 hours, 168 hours for reference	≤100 pins 45 >100 pins 25	3	1 0
ESD HBM JESD22-A114 Mil Std 3015.7	100pf, & 1500Ω. Record Distribution of all Failing Pins	3	1	≥ 1000V
ESD Charged Device Model JESD22-C101	field Induced Charge Device	3	1	≥ 500 V or ≥ 200 V for high-speed pins (≥ 1 GHz)
Latch-up JESD 78	(Icc nom. + 100mA) or Icc nom. + 50% on I/O, Vcc + 50% on Power Supplies	6	1	0
Program/Erase Cycling	Program/Erase 100 cycles (EEPROM or FLASH)	25	1	0
PCB Interconnect Reliability JESD22-A104	0°C to +100°C, Single Chamber	25	1 Daisy Chain	>2000 Cycles to 0.1% Predicted Failure

**Table II: Reliability Monitor Program**

<b>Table II: Reliability Monitor Program</b>			
<b>TYPE OF TEST MIL-STD-883 or JEDEC Std.</b>	<b>METHOD/CONDITION</b>	<b>SAMPLE SIZE</b>	<b><u>FREQUENCY</u></b>
Life Test JESD22-A108	1000 hours @ 1.1 - 1.2 x Vcc nom. T <sub>j</sub> : 110°C min, 140°C max 2000 hours for reference	≤100 pins 77 >100 -240 pins 45 >240 pins 22	Any month of a Qtr./ Process
Retention Bake Non-Volatile Products JESD22-A103	500 hours min. @ 150°C 1000 hours for reference	≤100 pins 45 >100 pins 22	Any month of a Qtr./ Process
Temperature Cycling JESD22-A104	Preconditioning + 700 cycles. -55°C to +125°C Ind, 0°C to +125°C Commercial,	≤100 pins 45 >100 pins 22	Any month of a Qtr./ Process
Biased Humidity/Temp. Or H.A.S.T. JESD-A101 OR A110	Preconditioning + 85°C, 85% R.H. 1000 hours min. @ Vcc nominal; Alternate Pin Bias Or 130°C, 85% RH, 48 or 96 hours, Vcc nom.	≤100 pins 45 >100 pins 22	Any month of a Qtr./ Process
Autoclave JESD22-A102	121°C, 15 PSIG; 96 hours min. 168 hours for reference	≤100 pins 45 >100 pins 22	Any month of a Qtr./ Process
Program/Erase	Program/Erase 100 cycles (EEPROM only)	22	Any month of a Qtr./ Process

## **Lifetest: Methodology and Failure Rate Prediction**

### ***Lifetest Methodology***

Altera performs a high temperature / high voltage Lifetest on its products to accelerate failure mechanisms. Failure mechanisms are accelerated by elevating the ambient temperature of the Lifetest chamber in order to increase the junction temperature to at least 125°C and by increasing the voltage of the Vcc power supply by 10-20%. In some cases where increasing junction temperature to 125°C are not possible because of the thermal runaway, a minimum junction temperature of 110°C is used. The lifetest boards have special high temperature sockets that maintain lead integrity.

FLEX, APEX, Mercury, Stratix, Stratix GX, Cyclone, Stratix II, Stratix II GX, and Cyclone II devices use a BI Test Mode. 65/60 nm and 40 nm products use dynamic life with a real clocked configuration. MAX 3000, MAX 7000, MAX 9000 devices (EEPROM devices), MAX II and MAX V (FLASH devices) are first subjected to 100 Program Erase Cycles before starting Lifetest.

Each device is tested using production test equipment to data sheet specifications before being stressed. All readouts are also done on the same production test equipment to data sheet parameters. A device is considered a failure if it does not pass data sheet specifications.

For non-volatile configuration elements except MAX II, there is a test mode that allows the configuration elements to be margin tested to determine the amount of charge on the floating gate. At each readout, the margin of every configuration element is tested and the lowest margin is recorded. MAX II is uniquely designed so that the functionality of the device is only affected by charge gain on erased bits and will not be affected by charge loss on programmed bits. We challenge erased bits at 25 uA during MAX II testing, although 10 uA is all we need to assure functionality.

## Failure Rate Prediction

Altera uses industry standard techniques for failure rate prediction. Failure rates are predicted based upon an exponential distribution of failures in time (constant failure rate).

As noted above, both elevated temperatures and voltages are used to accelerate failures in lifetest, and the overall acceleration is simply the product of the thermal and voltage acceleration:

$$\text{Equivalent Hours in typical use conditions} = (\text{Hours in lifetest}) \times (\text{Acceleration factor})$$

$$\text{Acceleration Factor} = (\text{Thermal Acceleration}) \times (\text{Voltage Acceleration})$$

Thermal and voltage acceleration factors are based on standard acceleration formulas and published acceleration factors. Acceleration Factors are based upon JEDEC Publication JEP122. The formulas are presented below, and the acceleration factors are listed in Table III. As we are moving to thin gate-oxide (< 70 Å) technology, we have observed the power-law dependence on voltage acceleration. We use the power-law model for gate oxide voltage acceleration on 65 nm and smaller process technology.

Note that a dielectric breakdown acceleration factor of 0.7eV is used for all processes up to 90 nm. Published papers have demonstrated that modern oxides have higher thermal activation energy than the previously reported 0.3eV. Values of 0.3eV to 0.9eV have been reported.<sup>i ii</sup> Altera has verified through multiple temperature Burn-In studies that 0.7eV is applicable for up to 90 nm process. Different acceleration factors are used on 65 nm and smaller process based on power-law model.

Junction temperatures, not ambient temperatures, must be used in calculating thermal acceleration factors. Junction temperatures are calculated using actual power dissipation under stress conditions, and typical power dissipation under use conditions with the turbo-bit on. (This is fairly conservative since many applications will set the turbo-bit off, significantly reducing power consumption as shown in the Databook Icc curves.) Junction temperatures are calculated from ambient temperature or case temperature measurements using the thermal resistance values found in the Altera Device Package Information Data Sheet. Thermal resistance values are specific to each product and package combination. For convenience, formulas to calculate junction temperatures are included with the acceleration formulas below.

Note also that temperatures must be converted to Degrees Kelvin when using the Temperature Acceleration formula below. Degrees Kelvin = Degrees Centigrade + 273.

$$\text{Temperature Acceleration Factor} = \exp\left[\frac{E_a}{k(T_{\text{operation}})} - \frac{E_a}{k(T_{\text{stress}})}\right]$$

$$k = \text{Boltzmann's constant} = 8.62 \times 10^{-5} \text{ eV/}^\circ\text{K}$$

$$E_a = \text{Activation energy in eV (see Table III)}$$

$$T = \text{Junction Temperature in Degrees Kelvin}$$

$$kT(\text{eV}) = 0.0258 \times (\text{temperature in Centigrade} + 273)/298$$

$$\text{Gate Oxide Voltage Acceleration Factor} = \exp\left[\frac{\gamma}{(t_{\text{ox}}/10 \text{ nm})}(V_{\text{stress}} - V_{\text{operation}})\right]$$

$$\gamma = \text{Voltage exponent factor (see Table III)}$$

$$\text{Interlayer Dielectric Acceleration Factor} = \exp[\gamma(V_{\text{stress}} - V_{\text{operation}})]$$

$$\text{Junction Temperature} = (\text{Ambient Temperature}) + (\text{Power dissipation}) \times (\theta_{\text{ja}})$$

$$= (\text{Case Temperature}) + (\text{Power dissipation}) \times (\theta_{\text{jc}})$$

$\theta_{\text{ja}}$  and  $\theta_{\text{jc}}$  are found in the Altera Device Package Information Data Sheet.

**Table III: Common Failure Mechanisms and Acceleration Factors <sup>iii</sup>**

Mechanism	Activation Energy “Ea” [eV]	Voltage Exponent Factor
Gate Oxide Breakdown ( $\geq 90$ nm)*	0.7	$\gamma = 3.2$
Interlayer defect	0.7	$\gamma = 2.0$
Via Voiding (0. 15 $\mu\text{m}$ & 0. 13 $\mu\text{m}$ )	0.8	0.0
Via Voiding ( $\leq 90$ nm)	1.0	0.0
Silicon Junction Defect	0.8	0.0
Masking (Poly, Diffusion, etc.) Defect	0.5	0.0
Metallization Defect	0.5	0.0
Al Electromigration	0.7 (Al-Si), 0.85 (Al-Cu)	Current density dependence ( $1/J^2$ )
Cu Electromigration (0. 13 $\mu\text{m}$ , FSG dielectric)	0.8	Current density dependence ( $1/J^2$ )
Cu Electromigration ( $\leq 90$ nm low-k dielectric)	0.9	Current density dependence ( $1/J$ )
Contamination (Surface & Bulk)	1.0	0.0
Data Retention		
Charge Loss (EPROM)	0.6	0.0
Charge Detrapping (FLASH & EPROM, $\leq 168$ hrs)	1.1	0.0
SILC (FLASH & EPROM, $> 168$ hrs)	0	2.3

\* $\leq 65$  nm process uses different values with power-law model

Failure rates are calculated on a product family basis (as in the tables of data on the following pages). Device hours accumulated at the stress conditions are converted to normal use conditions using the acceleration factors described above. Equivalent hours are calculated at a typical use condition of  $V_{cc}$  nominal in a  $55^\circ\text{C}$  still-air ambient or  $70^\circ\text{C}$  junction.

Failure mechanisms are determined by failure analysis. For each failure mechanism observed in stress, the acceleration factor is calculated using the formulas and acceleration factors above. If two failure mechanisms are active, the failure rate due to each one is summed to produce a combined failure rate. If there are no failures, failure mechanism with lowest acceleration factor is used to calculate failure rate.

Failure rates are expressed in terms of FITs or Failures In Time, where one FIT is equivalent to one failure in one billion or  $10^9$  device-hours. Altera calculate FIT rate using JESD85 (Methods for Calculating Failure Rates in Units of FITs) standard.

The failure rate is calculated using a Chi-squared distribution to predict a 60% confidence level from the small number of failures and limited sample size of the population tested. The Chi-squared value is calculated from the inverse Chi-squared distribution using the desired probability level and the degrees of freedom. <sup>iv</sup> The degrees of freedom are calculated as:  $\nu = 2n + 2$ , where  $n = \#$  of failures observed. The failure rate is then calculated from the Chi-squared value:

$$Failure\ Rate = \frac{X^2}{(2 * A.F. * Device\ hours)} \text{ failures / hour}$$

The FIT rate is  $10^9 * Failure\ Rate$  and the Mean Time to Failure is simply the inverse of the failure rate for an exponential distribution.





## FLEX, ACEX, and APEX 0.22μ Products

FLEX 10KE, FLEX 10KS, ACEX, and APEX 20K products are fabricated on a 0.22μ process technology that supports up to 5 layers of metallization. Devices are available in TQFP, PQFP, RQFP, FBGA and BGA packages with logic density ranging from 1728 LEs to 16,640 LEs. The process technology operates with a 2.5V supply. Lifetests are conducted at 3.0V, which is a 20% overvoltage

## FLEX, ACEX, and APEX 0.22μ Lifetest Results

REL LOT #	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Interlayer EQUIV. HRS.	Date Code
10050025	EP1K50	256 FBGA	125	25	1000	0	25000	3.73E+06	1013
10090006	EP1K50	256 FBGA	125	45	2000	0	90000	1.34E+07	1031
9100008	EP20K100	356 BGA	125	25	1000	0	25000	4.57E+06	0931
9040003	EPF10K100E	208 PQFP	125	45	1000	0	45000	3.34E+06	0913
10020025	EPF10K100E	356 BGA	125	25	1000	0	25000	3.74E+06	1001
10050019	EPF10K50S	256 FBGA	125	45	2000	0	90000	1.34E+07	1018
8070010	EPF10K200S	240 RQFP	125	45	1000	0	45000	5.37E+06	0825
								<b>4.76E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Silicon Defect (Ea=0.9)				0	1.83		4.76E+07	<b>19.2</b>	

## APEX, Excalibur, and Mercury 0.18μ Products

APEX 20KE, Excalibur, and Mercury products are fabricated on a 0.18μ process technology that supports up to 8 layers of metallization. Devices are available in TQFP, PQFP, RQFP, FBGA, BGA & PGA packages with logic density ranging from 4,160 LEs to 42,240 LEs. The process technology operates with a 1.8V supply. Lifetests are conducted at 2.3V, which is over 25% overvoltage.

## APEX, Excalibur, and Mercury 0.18μ Lifetest Results

REL LOT #	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Interlayer EQUIV. HRS.	Date Code
10020023	EP20K100E	208 PQFP	125	46	1000	0	46000	3.31E+06	1001
9030002	EP20K160E	240 PQFP	125	45	1000	0	45000	2.20E+06	0907
10040002	EP20K200E	208 PQFP	125	45	1000	0	45000	2.08E+06	1007
8090005	EP20K200E	356 BGA	125	25	1016	0	25400	2.07E+06	0825
8080013	EP20K300E	672 FBGA	125	25	1027	0	25675	2.98E+06	0825
9090020	EP20K300E	672 FBGA	125	25	1000	0	25000	2.90E+06	0925
9060011	EP20K400E	672 FBGA	125	25	1063	0	26575	1.19E+06	0919
8070030	EP20K600E	672 FBGA	125	25	1043	0	26075	2.29E+06	0829
8100014	EP20K600E	672 FBGA	125	25	1000	0	25000	2.35E+06	0837
8080026	EP20K600E	1020 FBGA	125	25	1020	0	25500	2.15E+06	0832
8110026	EP20K1000E	672 FBGA	125	25	1000	0	25000	7.84E+05	0843
								<b>2.43E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Interlayer Defect				0	1.83		2.43E+07	37.7	



## Stratix, Stratix GX, Cyclone and HardCopy 0.13 $\mu$ Products

Stratix, Stratix GX, Cyclone and HardCopy products are fabricated on a 0.13 $\mu$  process technology that supports up to 9 layers of Cu metallization. Devices are available in FBGA, QFP, BGA, and FlipChip FBGA packages with logic density ranging from 2,910 LEs to 79,040 LEs and 59Kbits to 10.1Mbits of embedded RAM. Stratix devices offer DSP blocks, Clock-data Synchronization, and support for numerous high speed memory interfaces. Stratix GX devices add to the Stratix features the 3.125 Gbps I/O's. Cyclone devices are optimized for low cost/Logic Element. The Stratix, Stratix GX, Cyclone and HardCopy product families operate with a 1.5V supply and the lifetest is conducted at 1.8V, which is a 20% overvoltage. A lifetest temperature of 100°C is used on some devices to keep junction temperature below absolute maximum ratings.

## Stratix, Stratix GX, Cyclone and HardCopy 0.13 $\mu$ Lifetest Results

REL LOT #	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Via voiding Fail. EQUIV. HRS.	Date Code
8110001	EP1C4	324 FBGA	125	77	1016	0	78232	4.43E+06	0831
8090002	EP1C6	144 TQFP	125	77	1024	0	78848	4.50E+06	0831
9050010	EP1C6	144 TQFP	125	24	1000	0	24000	1.37E+06	0918
9060034	EP1C6	144 TQFP	125	77	1000	0	77000	4.40E+06	0925
10030015	EP1C6	144 TQFP	125	77	1000	0	77000	4.14E+06	1012
10030016	EP1C6	144 TQFP	125	77	1000	0	77000	4.14E+06	1012
10040015	EP1C6	144 TQFP	125	74	1000	0	74000	3.87E+06	1007
9060004	EP1C12	324 FBGA	125	75	1000	0	75000	4.12E+06	0919
10050013	EP1C12	324 FBGA	125	25	1000	0	25000	1.41E+06	1019
10050014	EP1C12	324 FBGA	125	25	1000	0	25000	1.41E+06	1019
10050015	EP1C12	324 FBGA	125	25	1000	0	25000	1.52E+06	1019
10100017	EP1C12	324 FBGA	125	77	1000	0	77000	5.85E+06	1037
8060015	EP1S25	1020 FBGA	125	57	1011	0	57627	3.72E+06	0817
8110021	EP1S30	780 FBGA	100	24	1000	0	24000	3.01E+05	0843
9030008	EP1S40	1020 FBGA	125	29	1058	0	30682	2.44E+06	0911
9030007	EP1S40	1508 FBGA	125	29	2027	0	58783	4.47E+06	0913
8070017	EP1S60	1020 FBGA	125	24	1000	0	24000	2.20E+06	0826
8080021	EP1S60	1020 FBGA	125	23	1002	0	23046	1.60E+06	0832
10030002	EP1S60	1020 FBGA	125	25	1000	0	25000	2.27E+06	1001
10070028	EP1S80	1020 FBGA	125	25	1000	0	25000	2.53E+06	1028
8070008	EP1S80	1508 FBGA	100	25	1000	0	25000	5.75E+05	0825
8070027	EP1S80	1508 FBGA	100	25	1004	0	25100	6.10E+05	0827
8090026	EP1S80	1508 FBGA	100	24	1045	0	25080	4.65E+05	0838
8080002	HC1S60	1020 FBGA	125	24	1000	0	24000	1.44E+06	0825
								<b>8.78E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs</b>	<b>FITs</b>	
Via voiding Failure(Ea=0.8)				0	1.83		8.78E+07	10.4	
<b>Note: Typical application Tj=70°C.</b>									

## Stratix II, Stratix II GX, Cyclone II, Arria GX and HardCopy II - 90 nm Products

Stratix II, Stratix II GX, Cyclone II, Arria GX and HardCopy II products are fabricated on a 90 nm process technology that supports up to 9 layers of Cu metallization and Low-k with one layer of Salicided polysilicon. Stratix II and GX devices are available in FlipChip FBGA packages with logic density ranging from 6,240 to 71,760 ALMs and 419 Kbits to 9.4 Mbits of embedded RAM. Cyclone II devices are available in QFP, FBGA and UBGA packages with logic density ranging from 4,608 to 68,416 LEs and 119 Kbits to 1.1 Mbits of embedded RAM. The Stratix II, Stratix II GX, Cyclone II, Arria GX and HardCopy II product families operate with a 1.2V supply and the lifetest is conducted at 1.44V, which is a 20% overvoltage. Lifetest was run at junction temperature of 125°C to keep it below absolute maximum ratings.

## Stratix II, Stratix II GX, Cyclone II, Arria GX and HardCopy II - 90 nm Lifetest Results

REL LOT #	DEVICE	PACKAGE TYPE	Stress Tj (C)	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Interlayer EQUIV. HRS.	Date Code
8100002	EP2C8	256 FBGA	125	25	1071	0	26775	1.14E+06	0837
10020010	EP2C8	256 FBGA	125	77	1000	0	77000	3.28E+06	1001
8040022	EP2C35	672 FBGA	125	24	1013	0	24312	1.04E+06	0813
9040021	EP2C35	672 FBGA	125	77	1006	0	77462	3.30E+06	0913
8080029	EP2C70	672 FBGA	125	25	1021	0	25525	1.09E+06	0831
9100029	EP2C70	672 FBGA	125	25	1037	0	25925	1.10E+06	0942
10090028	EP2C70	672 FBGA	125	76	1049	0	79724	3.40E+06	1025
8050014	EP2S30	672 FBGA	125	31	1004	0	31124	1.33E+06	0818
8050015	EP2S30	672 FBGA	125	62	1004	0	62248	2.65E+06	0818
10100001	EP2S30	672 FBGA	125	24	1046	0	25104	1.07E+06	1039
8060016	EP2S90	1020 FBGA	125	25	1008	0	25200	1.07E+06	0819
9020005	EP2S90	1020 FBGA	125	25	2000	0	50000	2.13E+06	0901
9100003	EP2S90	1020 FBGA	125	25	1086	0	27150	1.16E+06	0937
10040020	EP2S90	1020 FBGA	125	28	1014	0	28392	1.21E+06	1013
8070018	EP2S130	1020 FBGA	125	25	1004	0	25100	1.07E+06	0826
9010010	EP2S130	1020 FBGA	125	25	1001	0	25025	1.07E+06	0901
8080017	EP2S130	1508 FBGA	125	25	1001	0	25025	1.07E+06	0834
8110022	EP2S130	1508 FBGA	125	23	2047	0	47081	2.01E+06	0843
9040029	EP2S130	1508 FBGA	125	24	1004	0	24096	1.03E+06	0913
9090024	EP2SGX90	1152 FBGA	125	25	1074	0	26850	1.14E+06	0931
8020004	HC210	484 FBGA	125	80	1000	0	80000	3.41E+06	0801
8110011	HC230	1020 FBGA	125	24	2004	0	48096	2.05E+06	0837
								<b>3.78E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Interlayer Breakdown (Ea=0.7)				0	1.83		3.78E+07	24.2	
<b>Note: Typical application Tj=70°C.</b>									

### Stratix III, Cyclone III and Cyclone IV- 65/60 nm Products

Stratix III, Cyclone III and Cyclone IV products are fabricated on a 65/60 nm process technology that supports up to 9 layers of Cu metallization and Low-k with one layer of Salicided polysilicon. Stratix III devices are available in FlipChip FBGA packages with logic density ranging from 47.5K to 337.5K LEs and 2,430 to 20,491 Kbits of total memory. Cyclone III and Cyclone IV devices are available in QFP, QFN, FBGA and UBGA packages with logic density ranging from 5,136 to 149,760 LEs and 414 to 6,480 Kbits of memory. The Stratix III product families operate with a 1.1V supply. Cyclone III and Cyclone IV product families operate with a 1.2V supply. Lifetest is conducted at 1.32V and 1.44V respectively, which is a 20% overvoltage. Lifetest uses dynamic life with a real clocked configuration and was run at junction temperature of 125°C to keep it below absolute maximum ratings.

### Stratix III, Cyclone III and Cyclone IV - 65/60 nm Lifetest

REL LOT #	DEVICE	PACKAGE TYPE	Stress Tj (C)	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Interlayer EQUIV. HRS.	Date Code
10010012	EP3C5	144 EQFP	125	30	1033	0	30990	1.32E+06	1001
10040029	EP3C5	144 EQFP	125	78	1066	0	83148	3.54E+06	1016
10050001	EP3C16	144 EQFP	125	80	1010	0	80800	3.44E+06	1018
9090042	EP3C25	144 EQFP	125	77	1019	0	78463	3.34E+06	0931
10020005	EP3C25	144 EQFP	125	79	1004	0	79316	3.38E+06	1005
8080014	EP3C25	256 FBGA	125	25	1002	0	25050	1.07E+06	0831
9050016	EP3C25	256 FBGA	125	77	1000	0	77000	3.28E+06	0913
9010016	EP3C120	780 FBGA	125	25	1061	0	26525	1.13E+06	0903
9090022	EP3C120*	780 FBGA	125	43	1001	0	43043	1.83E+06	0937
9090023	EP3C120*	780 FBGA	125	44	1001	0	44044	1.88E+06	0937
10030008	EP3C120*	780 FBGA	125	36	2000	0	72000	3.07E+06	1009
10030013	EP3C120*	780 FBGA	125	41	2012	0	82492	3.51E+06	1010
10100014	EP3C120*	780 FBGA	125	43	2014	0	86602	3.69E+06	1040
9070009	EP3CLS200*	780 FBGA	125	35	3004	0	105140	4.48E+06	0916
9070010	EP3CLS200*	780 FBGA	125	35	3004	0	105140	4.48E+06	0925
8040010	EP3SE260	1152 FBGA	125	40	1000	0	40000	1.64E+06	0812
9040010	EP3SL110	1152 FBGA	125	25	1000	0	25000	1.02E+06	0912
8040005	EP3SL150	1152 FBGA	125	39	2000	0	78000	3.19E+06	0802
8020010	EP3SL150	1152 FBGA	125	40	1000	0	40000	1.64E+06	0806
8030004	EP3SL150	1152 FBGA	125	40	2000	0	80000	3.27E+06	0805
8050004	EP3SL150	1152 FBGA	125	37	1000	0	37000	1.51E+06	0805
8110029	EP3SL150	1152 FBGA	125	24	1010	0	24240	9.92E+05	0842
10100010	EP3SL150	1152 FBGA	125	25	1000	0	25000	1.02E+06	1041
9040015	EP3SL200	1152 FBGA	125	25	1001	0	25025	1.02E+06	0907
10080012	EP3SL200	1152 FBGA	125	25	1066	0	26650	1.09E+06	1019
8030014	EP3SL340	1517 FBGA	125	23	2000	0	46000	1.88E+06	0803
10020043	EP4CGX15*	148 QFN	125	48	2000	0	96000	4.09E+06	1007
10080028	EP4CGX15*	148 QFN	125	77	1000	0	77000	3.28E+06	1025
* 60 nm Feature Size								<b>6.91E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Interlayer Breakdown (Ea=0.7)				0	1.83		6.91E+07	13.3	
<b>Note: Typical application Tj=70°C.</b>									

## Stratix IV, Arria II GX and HardCopy III & IV - 40 nm Products

Stratix IV, Arria II GX and HardCopy III & IV products are fabricated on a 40 nm process technology that supports up to 11 layers of Cu metallization and one Al redistribution layer. Stratix IV and Arria II GX devices are available in FlipChip FBGA packages with up to 820K logic elements (LEs), 23.1 Mbits of embedded memory, and up to 1,288 18 x 18 multipliers. The Stratix IV, Arria II GX and HardCopy III & IV product families operate with a 0.9 V supply. Stratix IV lifetest is conducted at 1.1 x Vcc while Arria II and HardCopy III & IV lifetest is conducted at 1.2 x Vcc. Lifetest uses dynamic life with a real clocked configuration and was run at junction temperature of 125°C to keep it below absolute maximum ratings.

## Stratix IV, Arria II GX and HardCopy III & IV - 40 nm Lifetest

REL LOT #	DEVICE	PACKAGE TYPE	Stress Tj (C)	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Dielectric EQUIV. HRS.	Via voiding Fail. EQUIV. HRS.	Interlayer EQUIV. HRS.	Date Code
9090041	EP4SGX230	1517 FBGA	125	27	2000	0	54000	7.62E+06	5.78E+06	1.74E+06	0938
9100001	EP4SGX230	1517 FBGA	125	30	1000	0	30000	4.23E+06	3.21E+06	9.66E+05	0939
9100005	EP4SGX230	1517 FBGA	125	30	2000	0	60000	8.46E+06	6.43E+06	1.93E+06	0940
10080001	EP4SGX230	1517 FBGA	125	11	1069	0	11759	1.66E+06	1.26E+06	3.79E+05	0950
9120003	EP4SGX290	1517 FBGA	125	27	2000	0	54000	7.62E+06	5.78E+06	1.74E+06	0946
10010020	EP4SGX530	1517 FBGA	125	29	2000	1	b 58000	8.18E+06	6.21E+06	1.87E+06	0952
10030004	EP4SGX530	1517 FBGA	125	46	2000	0	92000	1.30E+07	9.85E+06	2.96E+06	1008
10030036	EP4SGX530	1517 FBGA	125	36	2000	1	c 72000	1.02E+07	7.71E+06	2.32E+06	1012
10100018	EP4SGX530	1517 HBGA	125	31	1019	0	31589	4.46E+06	3.38E+06	1.02E+06	1026
10080027	EP2AGX65	358 UBGA	125	61	1000	0	61000	6.25E+07	6.53E+06	2.40E+06	1034
10090017	EP2AGX65	358 UBGA	125	60	1000	0	60000	6.14E+07	6.43E+06	2.36E+06	1037
10090018	EP2AGX65	358 UBGA	125	51	1000	0	51000	5.22E+07	5.46E+06	2.01E+06	1037
10090019	EP2AGX65	358 UBGA	125	65	168	0	10920	1.12E+07	1.17E+06	4.29E+05	1037
10100012	EP2AGX95	780 FBGA	125	12	1015	0	12180	1.25E+07	1.30E+06	4.79E+05	1040
10110012	EP2AGX125	780 FBGA	125	25	1048	0	26200	2.68E+07	2.81E+06	1.03E+06	1040
9120004	EP2AGX125	780 FBGA	125	27	1000	0	27000	2.76E+07	2.89E+06	1.06E+06	0940
10020045	EP2AGX260	780 FBGA	125	22	2000	0	44000	6.21E+06	4.71E+06	1.42E+06	1008
10060022	HC335	1152 FBGA	125	29	1000	0	29000	2.97E+07	3.11E+06	1.14E+06	1020
								3.56E+08	8.40E+07	2.72E+07	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>			
Via voiding Failure(Ea=1.0)				1	4.04		8.40E+07	<b>24.1</b>			
Dielectric Breakdown*(1)				1	4.04		3.56E+08	<b>5.7</b>			
Interlayer Breakdown (Ea=0.7)				0	1.83		2.72E+07	<b>33.6</b>			
<b>Combined Failure Rate</b>								<b>63.4</b>			
b- IPATPG reject at 2000 hours due to a faulty scan chain caused by a random defect. Suspect Via 1 failure.											
c - CRAM min/max reject that is intermittent oxide failure at 500 hrs. Damaged during FA.											
<b>Note: Typical application Tj=70°C.</b>											
<b>*(1) Using the Power-law TDDDB model for thin-gate oxide</b>											
<b>tff=to*V<sup>n</sup>-n*exp(Ea/kT)</b>											
<b>n and Ea values are available upon request.</b>											

## MAX 7000S and MAX 9000 - Third Generation

These MAX 7000 and MAX 9000 products are fabricated on a 0.5 $\mu$  triple layer metal CMOS EEPROM process. Devices are available in logic densities from 32 to 560 macrocells and in PLCC, TQFP, PQFP, RQFP, and PGA packages. Lifetests are conducted at 6.0V, which is a 20% overvoltage.

### Third Generation MAX 7000S & MAX 9000 Lifetest Results

REL LOT#	DEVICE	PACKAGE TYPE	TA	# UNITS	Life Test HOURS	# Fail	DEVICE HOURS	Data Retention Equiv Hrs.	Date Code
9040002	EPM7032S	44 PLCC	125	77	1055	0	81235	4.34E+06	0907
9100028	EPM7064S	44 TQFP	125	77	1000	0	77000	6.60E+06	0937
10040017	EPM7064S	44 TQFP	125	77	1000	0	77000	5.89E+06	1007
10060027	EPM7064S	44 TQFP	125	77	1000	0	77000	7.11E+06	1019
								<b>2.39E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FTs</b>	
<b>Data retention failure</b>				0	1.83		2.39E+07	<b>38.28</b>	

## MAX 7000A and MAX 3000A - Fourth Generation

The MAX 7000A and MAX 3000A products are fabricated on a 0.3/0.35 $\mu$  CMOS EEPROM process. This process supports up to four layers of metallization, which supports a 3.3V operating voltage. Devices are available in logic densities from 32 to 512 macrocells and in PLCC, TQFP, PQFP, BGA, and FBGA packages. Lifetest are conducted at 4.0V, which is a 20% overvoltage.

### Fourth Generation MAX 7000A and MAX 3000A Lifetest Results

REL LOT#	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# Fail	DEVICE HOURS	Data Retention Equiv Hrs.	Date Code
8080004	EPM3128A	100 TQFP	125	76	1000	0	76000	6.25E+06	0825
8110004	EPM3512A	208 PQFP	125	44	1000	0	44000	1.09E+06	0837
8030009	EPM7064AE	44 TQFP	125	77	1000	0	77000	7.49E+06	0801
9010009	EPM7064AE	100 TQFP	125	232	2000	0	464000	2.96E+07	0851
8010017	EPM7256AE	144 TQFP	125	25	1000	0	25000	1.68E+06	0801
9010008	EPM7256AE	144 TQFP	125	274	1000	0	274000	1.84E+07	0851
10100013	EPM7512AE	208 PQFP	125	45	1000	0	45000	1.72E+06	1037
9050031	EPM7512AE	256 FBGA	125	25	1000	0	25000	8.88E+05	0922
10030018	EPM7512AE	256 FBGA	125	25	1000	0	25000	7.48E+05	1001
								<b>6.79E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FTs</b>	
Data retention failure				0	1.83		6.79E+07	13.5	

## MAX 7000B - Fifth Generation

These MAX 7000B products are fabricated on a 0.22μ quadruple layer metal CMOS EEPROM process. Devices are available in logic densities from 32 to 512 macrocells and in PLCC, TQFP, UBGA, PQFP & FBGA packages. Lifetests are conducted at 3.0V, which is a 20% overvoltage.

### Fifth Generation MAX 7000 Lifetest Results

REL LOT#	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# Fail	DEVICE HOURS	Data Retention Equiv Hrs.	Date Code
7100002	EPM7256B	144 TQFP	125	44	1016	0	44704	3.42E+06	0737
8070001	EPM7256B	256 FBGA	125	25	1000	0	25000	3.90E+06	0819
9080001	EPM7256B	256 FBGA	125	25	1000	0	25000	3.90E+06	0919
7090012	EPM7512B	256 FBGA	125	45	1049	0	47205	6.90E+06	0731
10080013	EPM7512B	256 FBGA	125	25	1000	0	25000	8.36E+06	1025
								<b>2.65E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
<b>Data retention failure</b>				0	1.83		2.65E+07	<b>34.6</b>	

## MAX II - 0.18 µm FLASH Products

These MAX II products are fabricated on an 8", 0.18um CMOS flash memory process technology. The MAX II family supports up to 6 layers of metal. Devices are available in logic densities from 240 to 2,210 LEs and in TQFP and FBGA packages. The operating supply voltage is 3.3V for the MAX II device and lifetests are conducted at 3.96V. The operating supply voltage is 1.8V for the MAX II G and MAX II Z devices and lifetests are conducted at 2.16V. Both are 20% overvoltage.

## MAX II Lifetest Results

REL LOT #	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Data Retention EQUIV.HRS.	Date Code
9100012	EPM570	144 TQFP	125	77	1000	0	77000	5.55E+06	0937
9090007	EPM570	256 FBGA	125	75	1000	0	75000	3.36E+06	0931
9050008	EPM1270	144 TQFP	125	77	1000	0	77000	3.34E+06	0913
10030003	EPM1270	144 TQFP	125	77	1000	0	77000	3.34E+06	1001
10070001	EPM1270	144 TQFP	125	75	1000	0	75000	3.26E+06	1019
8090003	EPM1270	256 FBGA	125	77	1000	0	77000	3.69E+06	0825
8100001	EPM2210	256 FBGA	125	77	1000	0	77000	3.87E+06	0837
9020008	EPM2210	256 FBGA	125	76	1000	0	76000	3.82E+06	0901
10080014	EPM2210G	256 FBGA	125	25	1000	0	25000	1.05E+06	1032
8010019	EPM240Z	100 MBGA	125	76	2000	0	152000	3.57E+06	0802
8040011	EPM240Z	100 MBGA	125	75	3026	0	226950	4.29E+06	0813
8100004	EPM240Z	100 MBGA	125	77	2012	0	154924	3.63E+06	0837
8100019	EPM240Z	100 MBGA	125	76	2000	0	152000	3.57E+06	0842
9100011	EPM240Z	100 MBGA	125	77	1000	0	77000	2.85E+06	0925
10040030	EPM240Z	100 MBGA	125	77	1000	0	77000	2.85E+06	1017
8050010	EPM570Z	100 MBGA	125	76	2080	0	158080	3.63E+06	0819
8110025	EPM570Z	100 MBGA	125	75	2001	0	150075	3.52E+06	0846
								<b>5.92E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Data retention failure				0	1.83		5.92E+07	15.5	

## Configuration Devices - EPROM

These Configuration EPROMs are fabricated on a 0.5µm double layer metal CMOS EPROM process. These devices are erasable with UV light when supplied in windowed hermetic packages for prototyping. Lifetests are conducted at least 6.0V, which is a minimum of 20% overvoltage.

### Third Generation Classic and Configuration Devices Lifetest Results

REL LOT#	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	C.L. Equiv. Hrs.	Date Code
8100011	EPC1	20 PLCC	125	77	1000	0	77000	3.34E+06	0831
9040001	EPC1	20 PLCC	125	77	1000	0	77000	3.70E+06	0907
9010014	EPC1441	20 PLCC	125	77	1000	0	77000	3.48E+06	0901
10020046	EPC1441	20 PLCC	125	77	1000	0	77000	3.63E+06	1001
								<b>1.42E+07</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FTs</b>	
Data retention failure				0	1.83		1.42E+07	64.7	

## Configuration Devices – Flash Memory

The EPC2 configuration device is fabricated on a 0.4 $\mu$  double layer metal CMOS Flash process. EPC4, EPC8 and EPC16 are stacked dies configuration devices in which the controller die is fabricated on a 0.35 $\mu$  double layer metal CMOS logic process and the memory die is fabricated on 0.13 $\mu$  triple layer metal CMOS Flash process. These devices are electrically erasable. Lifetests are conducted at least at 6.0V and 4.0V for EPC2 and EPC16 respectively, which is a minimum of 20% overvoltage.

## Flash Memory Devices Lifetest Results

REL LOT#	DEVICE	PACKAGE TYPE	TA	# UNITS	L.T. HOURS	# FAIL	DEVICE HOURS	Data Retention Equiv. Hrs.	Date Code
8040003	EPC2	20 PLCC	125	76	1000	0	76000	1.63E+07	0807
9070002	EPC2	20 PLCC	125	76	1000	0	76000	1.30E+07	0919
10050020	EPC2	20 PLCC	125	77	1000	0	77000	1.84E+07	1013
10110001	EPC2	20 PLCC	125	77	1000	0	77000	1.84E+07	1037
8070005	EPC16	88 UBGA	125	77	1000	0	77000	1.33E+07	0819
8080016	EPC16	88 UBGA	125	77	1000	0	77000	1.33E+07	0831
10010008	EPC16	88 UBGA	125	77	1000	0	77000	1.29E+07	0949
10080009	EPC16	88 UBGA	125	78	1000	0	78000	1.33E+07	1019
								<b>1.19E+08</b>	
<b>Failure Mechanism</b>				<b># Fail</b>	<b>Chi Sq.</b>		<b>Equiv. Hrs.</b>	<b>FITs</b>	
Data retention failure				0	1.83		1.19E+08	7.71	

## High Temperature Storage

High temperature storage is performed at 150°C or greater. This stress detects bonding failures due to intermetallic formation in all product families and data retention failures in non-volatile memory elements. The ability of non-volatile memory elements to retain their charge is crucial for reliability. The leakage of charge off of the floating gate of a non-volatile configuration element can be measured by margin test modes built into every Altera device. Charge loss mechanisms in EPROMs and EEPROMs have been well documented in the literature. <sup>v vi</sup>

## High Temperature Storage Results

REL LOT #	DEVICE	PACKAGE TYPE	BAKE TEMP.	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code
10030015	EP1C6	144 TQFP	150	77	2000	0	0.13μ SRAM	1012
10030016	EP1C6	144 TQFP	150	77	2000	0	0.13μ SRAM	1012
10040015	EP1C6	144 TQFP	150	77	2000	0	0.13μ SRAM	1007
9050026	EP1C6	240 PQFP	150	52	2000	0	0.13μ SRAM	0918
10050015	EP1C12	324 FBGA	150	25	1000	0	0.13μ SRAM	1019
10100017	EP1C12	324 FBGA	150	77	1000	0	0.13μ SRAM	1037
9020006	EP1C20	324 FBGA	150	77	2000	0	0.13μ SRAM	0901
9080009	EP1C20	400 FBGA	150	77	2000	0	0.13μ SRAM	0931
10090006	EP1K50	256 FBGA	150	25	2000	0	0.22μ SRAM	1031
9030006	EP1S10	672 FBGA	150	25	2004	0	0.13μ SRAM	0907
9030017	EP1S25	672 FBGA	150	24	2000	0	0.13μ SRAM	0912
9030005	EP1S40	1020 FBGA	150	25	2000	0	0.13μ SRAM	0908
10070028	EP1S80	1020 FBGA	150	17	2000	0	0.13μ SRAM	1028
8120009	EP20K160E	144 TQFP	150	25	2000	0	0.18μ SRAM	0901
10090008	EP20K400C	672 FBGA	150	25	1000	0	0.15μ SRAM	1031
9020002	EP20K400C	672 FBGA	150	25	2000	0	0.15μ SRAM	0901
8080026	EP20K600E	1020 FBGA	150	25	2000	0	0.18μ SRAM	0832
10100015	EP2AGX65	358 UBGA	150	25	2000	0	40 nm SRAM	1039
9070013	EP2AGX125	780 FBGA	150	22	2011	0	40 nm SRAM	0929
9080006	EP2AGX125	780 FBGA	150	24	2024	0	40 nm SRAM	0933
9090013	EP2AGX125	780 FBGA	150	21	2073	0	40 nm SRAM	0937
10030009	EP2AGX260	780 FBGA	150	25	2050	0	40 nm SRAM	0910
10020010	EP2C8	256 FBGA	150	77	2000	0	0.09μ SRAM	1001
9040021	EP2C35	672 FBGA	150	77	2000	0	0.09μ SRAM	0913
10090028	EP2C70	672 FBGA	150	77	2000	0	0.09μ SRAM	1025
10090025	EP2S30	484 FBGA	150	25	1000	0	0.09μ SRAM	1039
10100001	EP2S30	672 FBGA	150	25	1576	0	0.09μ SRAM	1039
9020005	EP2S90	1020 FBGA	150	25	2003	0	0.09μ SRAM	0901
10040020	EP2S90	1020 FBGA	150	25	2000	0	0.09μ SRAM	1013
9010011	EP2S130	1020 FBGA	150	25	2000	0	0.09μ SRAM	0825
9040029	EP2S130	1508 FBGA	150	23	2002	0	0.09μ SRAM	0913
10010012	EP3C5	144 EQFP	150	45	1000	0	65 nm SRAM	1001
10040029	EP3C5	144 EQFP	150	45	1000	0	65 nm SRAM	1016
10050001	EP3C16	144 EQFP	150	45	1000	0	60 nm SRAM	1018
10040009	EP3C16	240 PQFP	150	25	1000	0	65 nm SRAM	1014
10040008	EP3C25	240 PQFP	150	25	1000	0	65 nm SRAM	1014
9050016	EP3C25	256 FBGA	150	77	2002	0	65 nm SRAM	0913

REL LOT #	DEVICE	PACKAGE TYPE	BAKE TEMP.	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code
10090012	EP3C55	484 UBGA	150	25	1000	0	60 nm SRAM	1031
10050021	EP3C55	780 FBGA	150	25	2000	0	60 nm SRAM	1013
10010022	EP3C80	484 UBGA	150	25	2000	0	65 nm SRAM	1003
10070020	EP3C80	484 UBGA	150	25	2000	0	60 nm SRAM	1019
10080031	EP3C120	780 FBGA	150	30	1000	0	60 nm SRAM	1035
10120016	EP3C120	780 FBGA	150	25	1000	0	60 nm SRAM	1052
10120017	EP3C120	780 FBGA	150	25	1000	0	60 nm SRAM	1052
10120018	EP3C120	780 FBGA	150	25	1000	0	60 nm SRAM	1052
10120019	EP3C120	780 FBGA	150	25	1000	0	60 nm SRAM	1052
9070009	EP3CLS200	780 FBGA	150	45	3007	0	60 nm SRAM	0916
9070010	EP3CLS200	780 FBGA	150	45	3003	0	60 nm SRAM	0925
9080011	EP3SE50	780 FBGA	150	25	2001	0	65 nm SRAM	0925
9040010	EP3SL110	1152 FBGA	150	25	2002	0	65 nm SRAM	0912
10070023	EP3SL150	1152 FBGA	150	25	2000	0	65 nm SRAM	1027
9040015	EP3SL200	1152 FBGA	150	25	2004	0	65 nm SRAM	0907
10080012	EP3SL200	1152 FBGA	150	25	1500	0	65 nm SRAM	1019
10020043	EP4CGX15	148 QFN	150	50	2000	0	60 nm SRAM	1007
10080028	EP4CGX15	148 QFN	150	77	1000	0	60 nm SRAM	1025
10070022	EP4CGX150	896 FBGA	150	30	2000	0	60 nm SRAM	1028
10090024	EP4CGX150	896 FBGA	150	25	1000	0	60 nm SRAM	1038
9030010	EP4SGX230	1152 FBGA	150	28	3024	0	40 nm SRAM	0904
9060033	EP4SGX230	1517 FBGA	150	50	1158	0	40 nm SRAM	0923
9060035	EP4SGX530	1517 HBGA	150	50	3094	0	40 nm SRAM	0922
10080018	EP4SGX530	1517 HBGA	150	40	2088	0	40 nm SRAM	1027
9040001	EPC1	20 PLCC	150	45	2000	0	0.5μ EPROM	0907
10020046	EPC1441	20 PLCC	150	45	2000	0	0.5μ EPROM	1001
10050020	EPC2	20 PLCC	150	45	2000	0	0.4μ FLASH	1013
9050009	EPC4	100 PQFP	150	45	2000	0	0.35μ FLASH	0910
10070002	EPC4	100 PQFP	150	45	2000	0	0.35μ FLASH	1013
10010008	EPC16	88 UBGA	150	45	2000	0	0.35μ FLASH	0949
10030001	EPF10K50A	240 RQFP	150	25	1000	0	0.3μ SRAM	1008
10050019	EPF10K50S	256 FBGA	150	25	2000	0	0.22μ SRAM	1018
10040004	EPF10K70R	240 RQFP	150	25	2000	0	0.42μ SRAM	1013
10020042	EPF10K100A	240 RQFP	150	25	1000	0	0.3μ SRAM	1001
10040033	EPF10K100A	240 RQFP	150	25	2000	0	0.3μ SRAM	1016
9050030	EPF10K100E	256 FBGA	150	25	2017	0	0.22μ SRAM	0922
9030019	EPF10K130E	240 PQFP	150	25	1000	0	0.22μ SRAM	0913
10040030	EPM240Z	100 MBGA	150	77	2000	0	0.18μ FLASH	1017
10020013	EPM570	100 TQFP	150	77	2000	0	0.18μ FLASH	1001
10070003	EPM570	100 TQFP	150	76	2000	0	0.18μ FLASH	1013
9090007	EPM570	256 FBGA	150	45	2000	0	0.18μ FLASH	0931
9050008	EPM1270	144 TQFP	150	77	2000	0	0.18μ FLASH	0913
9020008	EPM2210	256 FBGA	150	45	2000	0	0.18μ FLASH	0901
10080014	EPM2210G	256 FBGA	150	25	1000	0	0.18μ FLASH	1032
9040002	EPM7032S	44 PLCC	150	45	2007	0	0.5μ EEPROM	0907
9010009	EPM7064AE	100 TQFP	150	45	2000	0	0.3μ EEPROM	0851
10040017	EPM7064S	44 TQFP	150	45	2000	0	0.5μ EEPROM	1007

REL LOT #	DEVICE	PACKAGE TYPE	BAKE TEMP.	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code
9010008	EPM7256AE	144 TQFP	150	25	2000	0	0.3 $\mu$ EEPROM	0851
10030018	EPM7256AE	256 FBGA	150	25	2000	0	0.35 $\mu$ EEPROM	1001
9080001	EPM7256B	256 FBGA	150	50	2000	0	0.22 $\mu$ EEPROM	0919
10100013	EPM7512AE	208 PQFP	150	25	2000	0	0.35 $\mu$ EEPROM	1037
10080013	EPM7512B	256 FBGA	150	25	1000	0	0.22 $\mu$ EEPROM	1025
8020005	HC210	484 FBGA	150	50	1000	0	0.09 $\mu$ SRAM	0801
8110011	HC230	1020 FBGA	150	25	2024	0	0.09 $\mu$ SRAM	0837
10020024	HC335	1517 FBGA	150	28	2002	0	40 nm SRAM	0949

## Reflow Simulation and Moisture Preconditioning

Surface mount devices are subject to failure due to entrapped moisture that can rapidly expand during the reflow soldering process.<sup>vii viii</sup> Whereas dual in-line package devices are shielded from the rapid heat excursion of wave soldering by the printed circuit board, surface mount devices receive the full temperature shock of reflow soldering. Reflow soldering can be accomplished by Vapor Phase Soldering, Infrared Reflow Soldering, or Convection Reflow Soldering. Altera's reflow recommendations are contained in [Application Note 81](#) for tin-lead soldering and [Application Note 353](#) for lead-free soldering. Reflow soldering typically has a preheat stage and then rapidly heats the device above the solder reflow temperature. Altera moisture soaks devices according to their J-STD020D moisture classification and then passes them through simulated 100% convention reflow soldering 3 times. For the conventional tin-lead reflow, Altera uses a prebake cycle above 150°C for 2 minutes, a temperature ramp of 1°-3° C / second, time above 183°C of at least 1 minute, and a peak temperature of 220°C for large packages and 235°C for packages  $\leq 350\text{mm}^3$ . For lead free/ROHS Compliant reflow, Altera preheats the devices at temperature between 150°-200°C for 90 seconds, a temperature ramp of 2°-2.5°C / second, time above 217°C for 115 seconds, and a peak temperature between 245°-260° C suitable for the package size according to J-STD-020D standard. Devices are examined for package cracks and electrically tested after preconditioning and reflow soldering. The devices are then subjected to Temperature Cycle Condition B or Temperature Humidity Bias to assess reliability. The moisture preconditioning stress level is listed in the Temperature Cycling and Temperature/Humidity Bias tables for those devices that were subjected to moisture preconditioning. The moisture classification of Altera products is imprinted on the device's moisture barrier bag.

## Accelerated Moisture Resistance

Four different stresses are commonly used to assess moisture resistance of integrated circuits: Temperature Humidity Bias (THB) at 85°C/85%RH, Autoclave at 121°C/100%RH, Biased HAST at 130°C/85%RH and Unbiased HAST at 130°C/85%RH. All four stresses can detect metallization corrosion and moisture induced charge loss in nonvolatile devices. In addition, THB and biased HAST can detect galvanic corrosion since they are biased. Per JESD47F recommendation, BGA packages will no longer be subjected to Autoclave testing. Unbiased HAST will be used instead.

## Autoclave

The Autoclave stress subjects semiconductor devices to a 121°C saturated DI water steam environment. At 121°C in a sealed vessel this results in a 15 PSIG pressure, or two atmospheres. The chamber used by Altera uses temperature to control the stress environment. Using pressure to control the environment as in a pressure pot, results in drastic swings in temperature as steam is vented outside the chamber. The autoclave stress is designed to detect corrosion of the metallization of integrated circuits. This test can also detect charge loss in non-volatile memory elements due to increased leakage if moisture reaches the floating gate storage element. <sup>ix</sup>

## Unbiased HAST

In this stress devices are placed in a HAST chamber at 130°C/85%RH. The test does not subject the devices to a saturated moisture environment and there is no water condensed on the devices.

## Autoclave & Unbiased HAST Results

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
10050024	EP1C3	100 TQFP	PRECON 3- 130°C/85% RH	25	96	0	0.13μ SRAM	1020	Yes
10040015	EP1C6	144 TQFP	PRECON 3- 121°C/100% RH	77	96	0	0.13μ SRAM	1007	Yes
9060032	EP1C6	240 PQFP	PRECON 3- 121°C/100% RH	25	168	0	0.13μ SRAM	0918	Yes
9100030	EP1S25	672 FBGA	PRECON 3- 130°C/85% RH	25	192	0	0.13μ SRAM	0942	Yes
10070028	EP1S80	1020 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.13μ SRAM	1028	Yes
10090021	EP1S80	1020 FBGA	PRECON 4- 130°C/85% RH	25	96	0	0.13μ SRAM	1036	Yes
10090022	EP1S80	1508 FBGA	PRECON 4- 130°C/85% RH	25	96	0	0.13μ SRAM	1036	Yes
9110032	EP1SGX25	1020 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.13μ SRAM	0943	Yes
9060036	EP20K30E	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.18μ SRAM	0926	Yes
9050006	EP20K100	144 TQFP	PRECON 3- 121°C/100% RH	25	168	0	0.22μ SRAM	0919	Yes
10010021	EP20K100E	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.22μ SRAM	1001	Yes
9030002	EP20K160E	240 PQFP	PRECON 3- 121°C/100% RH	25	96	0	0.18μ SRAM	0907	No
10120025	EP20K200	356 BGA	PRECON 3- 130°C/85% RH	25	96	0	0.22μ SRAM	1037	No
10040002	EP20K200E	208 PQFP	PRECON 3- 121°C/100% RH	25	96	0	0.18μ SRAM	1007	Yes
9060022	EP20K200E	240 PQFP	PRECON 3- 121°C/100% RH	25	168	0	0.18μ SRAM	0925	Yes
10090008	EP20K400C	672 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.15μ SRAM	1031	Yes
9100004	EP2AGX65	358 UBGA	PRECON 3- 130°C/85% RH	29	96	0	40 nm SRAM	0941	Yes
10030006	EP2AGX65	358 UBGA	PRECON 3- 130°C/85% RH	25	96	0	40 nm SRAM	1003	Yes
10100015	EP2AGX65	358 UBGA	PRECON 3- 130°C/85% RH	25	96	0	40 nm SRAM	1039	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9100021	EP2AGX65	780 FBGA	PRECON 3- 130°C/85% RH	25	192	0	40 nm SRAM	0942	Yes
10070038	EP2AGX125	1152 FBGA	PRECON 3- 130°C/85% RH	27	192	0	40 nm SRAM	1027	Yes
10050026	EP2AGX260	1152 FBGA	PRECON 3- 130°C/85% RH	30	192	0	40 nm SRAM	1020	Yes
9100006	EP2C8	148 QFN	PRECON 3- 130°C/85% RH	25	192	0	0.09µ SRAM	0940	Yes
9100007	EP2C8	148 QFN	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	0940	Yes
9110027	EP2C8	256 FBGA	PRECON 3- 130°C/85% RH	77	96	0	0.09µ SRAM	0937	Yes
10020010	EP2C8	256 FBGA	PRECON 3- 130°C/85% RH	77	96	0	0.09µ SRAM	1001	Yes
9040021	EP2C35	672 FBGA	PRECON 3- 130°C/85% RH	77	96	0	0.09µ SRAM	0913	Yes
9090021	EP2C70	672 FBGA	PRECON 3- 130°C/85% RH	77	96	0	0.09µ SRAM	0931	No
9100029	EP2C70	672 FBGA	PRECON 3- 130°C/85% RH	25	192	0	0.09µ SRAM	0942	Yes
10090028	EP2C70	672 FBGA	PRECON 3- 130°C/85% RH	76	96	0	0.09µ SRAM	1025	Yes
10060019	EP2C70	896 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	1023	Yes
10090025	EP2S30	484 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	1039	Yes
10100001	EP2S30	672 FBGA	PRECON 3- 130°C/85% RH	25	192	0	0.09µ SRAM	1039	Yes
10040020	EP2S90	1020 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	1013	Yes
9010011	EP2S130	1020 FBGA	PRECON 3- 130°C/85% RH	25	192	0	0.09µ SRAM	0852	Yes
9040029	EP2S130	1508 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	0913	Yes
10110015	EP2S180	1020 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	1044	Yes
10110006	EP2S180	1508 FBGA	PRECON 4- 130°C/85% RH	25	96	0	0.09µ SRAM	1037	Yes
9090024	EP2SGX90	1152 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.09µ SRAM	0931	No
10010012	EP3C5	144 EQFP	PRECON 3- 121°C/100% RH	80	96	0	65 nm SRAM	1001	Yes
10040029	EP3C5	144 EQFP	PRECON 3- 130°C/85% RH	80	96	0	65 nm SRAM	1016	Yes
10050001	EP3C16	144 EQFP	PRECON 3- 121°C/100% RH	80	96	0	60 nm SRAM	1018	Yes
10040009	EP3C16	240 PQFP	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1014	Yes
10050017	EP3C25	144 EQFP	PRECON 3- 130°C/85% RH	80	96	0	65 nm SRAM	1019	Yes
10040008	EP3C25	240 PQFP	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1014	Yes
10050016	EP3C25	256 FBGA	PRECON 3- 130°C/85% RH	78	96	0	60 nm SRAM	1019	Yes
10060018	EP3C25	256 FBGA	PRECON 3- 130°C/85% RH	79	96	0	60 nm SRAM	1019	Yes
10040010	EP3C40	240 PQFP	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1014	Yes
10060015	EP3C40	484 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1021	Yes
10090012	EP3C55	484 UBGA	PRECON 3- 130°C/85% RH	25	192	0	60 nm SRAM	1031	Yes
10120003	EP3C55	484 UBGA	PRECON 3- 130°C/85% RH	25	192	0	60 nm SRAM	1031	Yes
10050021	EP3C55	780 FBGA	PRECON 3- 130°C/85% RH	25	192	0	60 nm SRAM	1013	Yes
10110024	EP3C55	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1046	Yes
10010022	EP3C80	484 UBGA	PRECON 3- 130°C/85% RH	25	192	0	65 nm SRAM	1003	Yes
10030025	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1002	Yes
10030028	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1002	No
10040021	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	77	192	0	60 nm SRAM	1007	Yes
10060028	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	25	192	0	60 nm SRAM	1019	Yes
10080031	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	30	96	0	60 nm SRAM	1035	Yes
10090029	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1039	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
10110026	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1048	Yes
10120019	EP3C120	780 FBGA	PRECON 3- 130°C/85% RH	40	96	0	60 nm SRAM	1052	Yes
9070009	EP3CLS200	780 FBGA	PRECON 3- 130°C/85% RH	28	192	0	60 nm SRAM	0916	Yes
9070010	EP3CLS200	780 FBGA	PRECON 3- 130°C/85% RH	32	192	0	60 nm SRAM	0925	Yes
10040013	EP4CE40	484 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1014	Yes
10040014	EP4CE40	484 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1014	Yes
9080011	EP3SE50	780 FBGA	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	0925	Yes
9040010	EP3SL110	1152 FBGA	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	0912	Yes
10100010	EP3SL150	1152 FBGA	PRECON 3- 130°C/85% RH	25	96	0	65 nm SRAM	1041	Yes
10070021	EP3SL150	780 FBGA	PRECON 3- 130°C/85% RH	25	192	0	65 nm SRAM	1027	Yes
10080012	EP3SL200	1152 FBGA	PRECON 4- 130°C/85% RH	25	96	0	65 nm SRAM	1019	Yes
10040022	EP4CGX15	148 QFN	PRECON 3- 130°C/85% RH	23	192	0	60 nm SRAM	1015	Yes
10080028	EP4CGX15	148 QFN	PRECON 3- 130°C/85% RH	77	96	0	60 nm SRAM	1025	Yes
10030007	EP4CGX15	169 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1003	Yes
10060001	EP4CGX15	169 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1022	Yes
10060002	EP4CGX15	169 FBGA	PRECON 3- 130°C/85% RH	25	96	0	60 nm SRAM	1022	Yes
10020008	EP4SGX230	1517 FBGA	PRECON 3- 130°C/85% RH	25	192	0	40 nm SRAM	1005	Yes
10090005	EP4SGX230	1517 FBGA	PRECON 3- 130°C/85% RH	25	192	0	40 nm SRAM	1005	Yes
9050020	EP4SGX530	1517 HBGA	PRECON 3- 130°C/85% RH	29	192	0	40 nm SRAM	0921	Yes
9060020	EP4SGX530	1517 HBGA	PRECON 3- 130°C/85% RH	87	192	0	40 nm SRAM	0924	Yes
11010001	EP4SGX530	1517 HBGA	PRECON 4- 130°C/85% RH	25	192	0	40 nm SRAM	1101	Yes
10090001	EP4SGX530	1932 FBGA	PRECON 3- 130°C/85% RH	38	192	0	40 nm SRAM	1030	Yes
9070011	EPC1	8 PDIP	PRECON 1- 121°C/100% RH	45	96	0	0.5µ EPROM	0929	Yes
9040001	EPC1	20 PLCC	PRECON 3- 121°C/100% RH	45	96	0	0.5µ EPROM	0907	Yes
10020046	EPC1441	20 PLCC	PRECON 3- 121°C/100% RH	45	96	0	0.5µ EPROM	1001	Yes
10050020	EPC2	20 PLCC	PRECON 3- 121°C/100% RH	45	96	0	0.4µ FLASH	1013	Yes
10110001	EPC2	20 PLCC	PRECON 3- 130°C/85% RH	45	96	0	0.4µ FLASH	1037	Yes
10070002	EPC4	100 PQFP	PRECON 3- 121°C/100% RH	45	96	0	0.35µ FLASH	1013	Yes
10010008	EPC16	88 UBGA	PRECON 3- 130°C/85% RH	45	96	0	0.35µ FLASH	0949	Yes
8070006	EPC16	100 PQFP	PRECON 3- 121°C/100% RH	45	96	0	0.35µ FLASH	0819	No
9020001	EPF10K10	208 PQFP	PRECON 3- 121°C/100% RH	25	96	0	0.42µ SRAM	0901	Yes
9050032	EPF10K20	144 TQFP	PRECON 3- 121°C/100% RH	25	168	0	0.42µ SRAM	0922	Yes
10080023	EPF10K30A	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.3µ SRAM	1019	Yes
10030001	EPF10K50	240 RQFP	PRECON 3- 121°C/100% RH	25	168	0	0.42µ SRAM	1008	Yes
9120008	EPF10K50E	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.22µ SRAM	0943	Yes
9110029	EPF10K70	240 RQFP	PRECON 3- 121°C/100% RH	25	96	0	0.42µ SRAM	0947	Yes
10040004	EPF10K70	240 RQFP	PRECON 3- 130°C/85% RH	25	96	0	0.42µ SRAM	1013	Yes
10110029	EPF10K70	240 RQFP	PRECON 3- 130°C/85% RH	25	96	0	0.42µ SRAM	1048	Yes
9040003	EPF10K100E	208 PQFP	PRECON 3- 121°C/100% RH	24	96	0	0.22µ SRAM	0913	Yes
9050001	EPF10K100E	208 PQFP	PRECON 3- 121°C/100% RH	25	96	0	0.22µ SRAM	0916	Yes
9060024	EPF10K130E	240 PQFP	PRECON 3- 121°C/100% RH	25	168	0	0.22µ SRAM	0925	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9080008	EPF6016A	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.3μ SRAM	0932	Yes
9070001	EPF8282A	84 PLCC	PRECON 3- 121°C/100% RH	45	96	0	0.42μ SRAM	0919	Yes
10040030	EPM240Z	100 MBGA	PRECON 3- 130°C/85% RH	45	96	0	0.18μ FLASH	1017	Yes
10020013	EPM570	100 TQFP	PRECON 3- 121°C/100% RH	77	96	0	0.18μ FLASH	1001	Yes
10080014	EPM2210G	256 FBGA	PRECON 3- 130°C/85% RH	25	96	0	0.18μ FLASH	1032	Yes
9040002	EPM7032S	44 PLCC	PRECON 3- 121°C/100% RH	45	96	0	0.5μ EEPROM	0907	Yes
9010009	EPM7064AE	100 TQFP	PRECON 3- 121°C/100% RH	45	96	0	0.3μ EEPROM	0901	No
10040017	EPM7064S	44 TQFP	PRECON 3- 121°C/100% RH	45	96	0	0.5μ EEPROM	1007	Yes
9020009	EPM7128S	100 PQFP	PRECON 3- 121°C/100% RH	45	168	0	0.5μ EEPROM	0848	Yes
9010008	EPM7256AE	144 TQFP	PRECON 3- 121°C/100% RH	25	96	0	0.3μ EEPROM	0851	No
9030015	EPM7512AE	208 PQFP	PRECON 3- 121°C/100% RH	25	168	0	0.3μ EEPROM	0918	Yes
10100013	EPM7512AE	208 PQFP	PRECON 3- 121°C/100% RH	25	96	0	0.3μ EEPROM	1037	Yes

## Temperature Humidity Bias

THB testing is commonly performed at 85°C/85%RH in order to keep condensation from forming on the devices under test. Voltage is applied to the devices under stress, but power consumption is kept low or cycled on and off to keep internal power dissipation from driving off moisture. Typical stress times are 1000 to 2000 hours, with 1000 hours used for qualification. An all stainless steel chamber and deionized (DI) water are used to insure that contamination does not affect the results.

The chamber is loaded, then brought up to temperature, and finally humidity is applied to insure no condensation occurs. When the chamber reaches temperature/humidity equilibrium, voltage is applied to the device under stress. The chamber is powered down in the following order to again insure condensation does not occur: voltage to the device, humidity, and finally temperature. Devices are tested to datasheet parameters after 500, 1000, 1500, and 2000 hours of stress. Surface mount devices are subjected to moisture preconditioning and simulated 3 times through Convection Reflow Soldering before starting the THB stress. The JEDEC level of moisture preconditioning is listed in the table below.

## Temperature Humidity Bias Results

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9030006	EP1S10	672 FBGA	PRECON 3-85/85THB	24	1000	0	0.13μ SRAM	0907	Yes
9030017	EP1S25	672 FBGA	PRECON 3-85/85THB	19	1000	0	0.13μ SRAM	0912	Yes
9030005	EP1S40	1020 FBGA	PRECON 3-85/85THB	25	1000	0	0.13μ SRAM	0908	Yes
9030004	EP1S40	1508 FBGA	PRECON 3-85/85THB	24	1000	0	0.13μ SRAM	0908	Yes
9090008	EP1S80	1020 FBGA	PRECON 3-85/85THB	25	1000	0	0.13μ SRAM	0936	Yes
10070028	EP1S80	1020 FBGA	PRECON 3-85/85THB	25	1000	0	0.13μ SRAM	1028	Yes
10090021	EP1S80	1020 FBGA	PRECON 4-85/85THB	25	1000	0	0.13μ SRAM	1036	Yes
8090026	EP1S80	1508 FBGA	PRECON 4-85/85THB	25	1000	0	0.13μ SRAM	0838	Yes
9020002	EP20K400C	672 FBGA	PRECON 3-85/85THB	24	1000	0	0.15μ SRAM	0901	Yes
10090008	EP20K400C	672 FBGA	PRECON 3-85/85THB	25	1000	0	0.15μ SRAM	1031	Yes
9060011	EP20K400E	672 FBGA	PRECON 3-85/85THB	25	1000	0	0.18μ SRAM	0919	No
10040006	EP2AGX65	358 UBGA	PRECON 3-85/85THB	35	1000	0	40 nm SRAM	1011	Yes
10040007	EP2AGX65	358 UBGA	PRECON 3-85/85THB	35	1000	0	40 nm SRAM	1011	Yes
10070038	EP2AGX125	1152 FBGA	PRECON 3-85/85THB	27	2000	0	40 nm SRAM	1027	Yes
10050026	EP2AGX260	1152 FBGA	PRECON 3-85/85THB	32	1000	0	40 nm SRAM	1020	Yes
10120006	EP2AGX260	1152 FBGA	PRECON 3-85/85THB	25	1000	0	40 nm SRAM	1049	Yes
10020010	EP2C8	256 FBGA	PRECON 3-85/85THB	25	1000	0	0.09μ SRAM	1001	Yes
9040021	EP2C35	672 FBGA	PRECON 3-85/85THB	25	1000	0	0.09μ SRAM	0913	Yes
9020005	EP2S90	1020 FBGA	PRECON 3-85/85THB	25	1000	1	d 0.09μ SRAM	0901	Yes
10040020	EP2S90	1020 FBGA	PRECON 3-85/85THB	25	1000	0	0.09μ SRAM	1013	Yes
9010010	EP2S130	1020 FBGA	PRECON 3-85/85THB	24	1000	0	0.09μ SRAM	0901	Yes
9040029	EP2S130	1508 FBGA	PRECON 3-85/85THB	23	1000	0	0.09μ SRAM	0913	Yes
10110006	EP2S180	1508 FBGA	PRECON 4-85/85THB	25	1000	0	0.09μ SRAM	1037	Yes
10040029	EP3C5	144 EQFP	PRECON 3-85/85THB	80	1000	0	65 nm SRAM	1016	Yes
10050001	EP3C16	144 EQFP	PRECON 3-85/85THB	79	1000	0	60 nm SRAM	1018	Yes
10040009	EP3C16	240 PQFP	PRECON 3-85/85THB	24	1000	0	65 nm SRAM	1014	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9060023	EP3C25	240 PQFP	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	0925	Yes
10040008	EP3C25	240 PQFP	PRECON 3-85/85THB	30	1000	0	65 nm SRAM	1014	Yes
9020007	EP3C25	256 FBGA	PRECON 3-85/85THB	77	1020	0	65 nm SRAM	0906	Yes
9050016	EP3C25	256 FBGA	PRECON 3-85/85THB	54	1000	0	65 nm SRAM	0913	Yes
10110024	EP3C55	780 FBGA	PRECON 3-85/85THB	25	1000	0	60 nm SRAM	1046	Yes
9010016	EP3C120	780 FBGA	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	0903	Yes
9090023	EP3C120	780 FBGA	PRECON 3-85/85THB	30	1000	0	60 nm SRAM	0937	Yes
10070005	EP3C120	780 FBGA	PRECON 3-85/85THB	25	1000	0	60 nm SRAM	0951	Yes
10090029	EP3C120	780 FBGA	PRECON 3-85/85THB	25	2000	0	60 nm SRAM	1039	Yes
9090010	EP3CLS200	780 FBGA	PRECON 3-85/85THB	44	1000	0	60 nm SRAM	0936	Yes
9080011	EP3SE50	780 FBGA	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	0925	Yes
9040016	EP3SE260	1152 FBGA	PRECON 3-85/85THB	24	1020	0	65 nm SRAM	0901	Yes
9040010	EP3SL110	1152 FBGA	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	0912	Yes
10070023	EP3SL150	1152 FBGA	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	1027	Yes
10100010	EP3SL150	1152 FBGA	PRECON 3-85/85THB	25	1000	0	65 nm SRAM	1041	Yes
10080012	EP3SL200	1152 FBGA	PRECON 4-85/85THB	25	1000	0	65 nm SRAM	1019	Yes
10020043	EP4CGX15	148 QFN	PRECON 3-85/85THB	49	2000	0	60 nm SRAM	1007	Yes
10090024	EP4CGX150	896 FBGA	PRECON 3-85/85THB	25	1000	0	60 nm SRAM	1038	Yes
10090004	EP4SE530	1760 FBGA	PRECON 4-85/85THB	25	1000	0	40 nm SRAM	1030	Yes
9060021	EP4SGX230	1517 FBGA	PRECON 3-85/85THB	30	1000	0	40 nm SRAM	0924	Yes
9090031	EP4SGX230	1517 FBGA	PRECON 3-85/85THB	25	1000	0	40 nm SRAM	0938	Yes
9090032	EP4SGX230	1517 FBGA	PRECON 3-85/85THB	25	1000	0	40 nm SRAM	0938	Yes
10020008	EP4SGX230	1517 FBGA	PRECON 3-85/85THB	25	1000	0	40 nm SRAM	1005	Yes
10090005	EP4SGX230	1517 FBGA	PRECON 3-85/85THB	25	1000	0	40 nm SRAM	1005	Yes
9070011	EPC1	8 PDIP	PRECON 1-85/85THB	45	1000	0	0.5μ EPROM	0929	Yes
10010008	EPC16	88 UBGA	PRECON 3-85/85THB	45	1000	0	0.35μ FLASH	0949	Yes
9090007	EPM570	256 FBGA	PRECON 3-85/85THB	25	1000	0	0.18μ FLASH	0931	Yes
9020008	EPM2210	256 FBGA	PRECON 3-85/85THB	25	1000	0	0.18μ FLASH	0901	No
9040002	EPM7032S	44 PLCC	PRECON 3-85/85THB	45	1000	0	0.5μ EEPROM	0907	Yes
8020004	HC210	484 FBGA	PRECON 3-85/85THB	80	1000	0	0.09μ SRAM	0801	Yes

d - trace short on substrate, 500 hr

## H.A.S.T.

HAST is an acronym for Highly Accelerated Stress Testing, which is a method for accelerating THB testing. HAST testing takes place in a closed stainless steel chamber that allows Temperature Humidity Bias to be performed under pressure. The ambient conditions are set up to insure that the devices are stressed in an atmosphere that is not saturated so moisture cannot condense on the device leads. Altera runs its HAST conditions at 130°C / 85% RH, which has been shown to provide at least 10X acceleration in time over 85°C/85% RH testing.<sup>x</sup> Devices are biased similar to THB with alternate pin bias. Altera uses Polyimide printed circuit boards with buried PCB traces to keep them from corroding in the severe environment of HAST.

## H.A.S.T. Results

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9060034	EP1C6	144 TQFP	PRECON 3-H.A.S.T.	77	96	0	0.13μ SRAM	0925	Yes
10040015	EP1C6	144 TQFP	PRECON 3-H.A.S.T.	77	96	0	0.13μ SRAM	1007	Yes
9050026	EP1C6	240 PQFP	PRECON 3-H.A.S.T.	26	96	0	0.13μ SRAM	0918	Yes
10100017	EP1C12	324 FBGA	PRECON 3-H.A.S.T.	77	96	0	0.13μ SRAM	1037	Yes
9020006	EP1C20	324 FBGA	PRECON 3-H.A.S.T.	65	96	0	0.13μ SRAM	0901	No
9080009	EP1C20	400 FBGA	PRECON 3-H.A.S.T.	76	96	0	0.13μ SRAM	0931	Yes
10050025	EP1K50	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ SRAM	1013	Yes
9050006	EP20K100	144 TQFP	PRECON 3-H.A.S.T.	25	192	0	0.22μ SRAM	0919	Yes
9100008	EP20K100	356 BGA	PRECON 3-H.A.S.T.	24	96	0	0.22μ SRAM	0931	Yes
9060036	EP20K30E	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	0926	Yes
10010021	EP20K100E	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	1001	Yes
10020009	EP20K160E	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	1005	Yes
9030002	EP20K160E	240 PQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	0907	No
10040002	EP20K200E	208 PQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	1007	Yes
9060022	EP20K200E	240 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.18μ SRAM	0925	Yes
9090020	EP20K300E	672 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	0925	Yes
9080012	EP20K600E	652 BGA	PRECON 3-H.A.S.T.	25	96	0	0.18μ SRAM	0935	No
9040001	EPC1	20 PLCC	PRECON 3-H.A.S.T.	45	96	0	0.5μ EPROM	0907	Yes
10020046	EPC1441	20 PLCC	PRECON 3-H.A.S.T.	45	96	0	0.5μ EPROM	1001	Yes
10050020	EPC2	20 PLCC	PRECON 3-H.A.S.T.	45	96	0	0.4μ FLASH	1013	Yes
10110001	EPC2	20 PLCC	PRECON 3-H.A.S.T.	45	96	0	0.4μ FLASH	1037	Yes
10070002	EPC4	100 PQFP	PRECON 3-H.A.S.T.	43	96	0	0.35μ FLASH	1013	Yes
10070002	EPC4	100 PQFP	PRECON 3-H.A.S.T.	43	96	0	0.35μ FLASH	1013	Yes
8070006	EPC16	100 PQFP	PRECON 3-H.A.S.T.	45	96	0	0.35μ FLASH	0819	No
9020001	EPF10K10	208 PQFP	PRECON 3-H.A.S.T.	25	96	0	0.42μ SRAM	0901	Yes
9050032	EPF10K20	144 TQFP	PRECON 3-H.A.S.T.	25	192	0	0.42μ SRAM	0922	Yes
10080023	EPF10K30A	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.3μ SRAM	1019	Yes
10030001	EPF10K50	240 RQFP	PRECON 3-H.A.S.T.	24	96	0	0.42μ SRAM	1008	Yes
9050005	EPF10K50V	356 BGA	PRECON 3-H.A.S.T.	25	96	0	0.3μ SRAM	0913	Yes
10040004	EPF10K70	240 RQFP	PRECON 3-H.A.S.T.	25	96	0	0.42μ SRAM	1013	Yes
10110029	EPF10K70	240 RQFP	PRECON 3-H.A.S.T.	25	96	0	0.42μ SRAM	1048	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	STRESS HOURS	# FAIL	Technology	Date Code	ROHS Compliant ?
9080013	EPF10K100A	356 BGA	PRECON 3-H.A.S.T.	25	96	0	0.3μ SRAM	0935	Yes
9050001	EPF10K100E	208 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.22μ SRAM	0916	Yes
9050030	EPF10K100E	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ SRAM	0922	Yes
10020025	EPF10K100E	356 BGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ SRAM	1001	Yes
9030019	EPF10K130E	240 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.22μ SRAM	0913	Yes
9040018	EPF10K130E	240 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.22μ SRAM	0915	Yes
9060024	EPF10K130E	240 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.22μ SRAM	0925	Yes
9080008	EPF6016A	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.3μ SRAM	0932	Yes
9070001	EPF8282A	84 PLCC	PRECON 3-H.A.S.T.	45	96	0	0.42μ SRAM	0919	Yes
10020013	EPM570	100 TQFP	PRECON 3-H.A.S.T.	77	96	0	0.18μ FLASH	1001	Yes
10070003	EPM570	100 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.18μ FLASH	1013	Yes
9070020	EPM570	256 MBGA	PRECON 3-H.A.S.T.	25	96	0	0.18μ FLASH	0919	Yes
10070003	EPM570	100 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.18μ FLASH	1013	Yes
9050008	EPM1270	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.18μ FLASH	0913	Yes
10120011	EPM2210	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.18μ FLASH	1031	Yes
10080014	EPM2210G	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.18μ FLASH	1032	Yes
10040027	EPM3064A	100 TQFP	PRECON 3-H.A.S.T.	80	96	0	0.35μ EEPROM	1007	Yes
10110005	EPM3512A	208 PQFP	PRECON 3-H.A.S.T.	25	96	0	0.3μ EEPROM	1037	Yes
10010030	EPM7032AE	44 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.35μ EEPROM	1001	Yes
9010009	EPM7064AE	100 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.3μ EEPROM	0851	No
9100028	EPM7064S	44 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.5μ EEPROM	0937	Yes
10040017	EPM7064S	44 TQFP	PRECON 3-H.A.S.T.	45	96	0	0.5μ EEPROM	1007	Yes
9030016	EPM7128AE	100 TQFP	PRECON 3-H.A.S.T.	25	192	0	0.3μ EEPROM	0920	Yes
9050022	EPM7128AE	100 TQFP	PRECON 3-H.A.S.T.	25	192	0	0.3μ EEPROM	0920	Yes
9010008	EPM7256AE	144 TQFP	PRECON 3-H.A.S.T.	25	96	0	0.3μ EEPROM	0851	No
9080001	EPM7256B	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ EEPROM	0919	No
10080013	EPM7256B	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ EEPROM	1025	Yes
9030015	EPM7512AE	208 PQFP	PRECON 3-H.A.S.T.	25	192	0	0.3μ EEPROM	0918	Yes
10030018	EPM7512AE	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.35μ EEPROM	1001	Yes
10080013	EPM7512B	256 FBGA	PRECON 3-H.A.S.T.	25	96	0	0.22μ EEPROM	1025	Yes

## Temperature Cycling

Temperature cycling accelerates the effects of changes in temperature on integrated circuits. Changes in temperature cause the different materials used in an integrated circuit to expand and contract at different rates since they have different coefficients of expansion. For example, coefficients of expansion vary from  $17 \times 10^{-6}$  mm/mm/°C for many molding compounds & AlCu leadframes to 4.2 for Silicon & Alloy 42 leadframes. The temperature extremes in temperature cycling give rise to mechanical stresses from the difference in thermal coefficients of expansion.<sup>xi</sup> The stress is greatest for large die and large packages. Altera uses dual chamber temperature cycling machines. The top chamber is maintained at the high temperature and the bottom chamber is maintained at the low temperature. The devices under stress are placed in an elevator platform that transfers the devices between the two chambers. The devices are transferred between chambers in a few seconds and reach the chamber temperature within 5 minutes, and are maintained at that temperature for a minimum of 5 minutes. Altera uses the MIL Std. 883 condition B (-55°C to +125°C) for temperature cycling. Devices are tested after 500, 700 and 1000 cycles. 700 cycles is all we need for qualification per new JESD47F standard. 1000 cycles reading is for reference only. Devices, which have been moisture preconditioned, are listed by the JEDEC moisture level.

## Temperature Cycling Results

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	# OF CYCLES	# FAIL	Technology	Date Code	ROHS Compliant ?
10050024	EP1C3	100 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	1020	Yes
9050010	EP1C6	144 TQFP	PRECON 3-TEMP CYC B	24	1000	0	0.13μ SRAM	0918	Yes
9060034	EP1C6	144 TQFP	PRECON 3-TEMP CYC B	77	1000	0	0.13μ SRAM	0925	Yes
10040015	EP1C6	144 TQFP	PRECON 3-TEMP CYC B	77	1000	0	0.13μ SRAM	1007	Yes
9050012	EP1C6	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0918	Yes
9050026	EP1C6	240 PQFP	PRECON 3-TEMP CYC B	27	1000	0	0.13μ SRAM	0918	Yes
10100017	EP1C12	324 FBGA	PRECON 3-TEMP CYC B	77	1000	0	0.13μ SRAM	1037	Yes
9020006	EP1C20	324 FBGA	PRECON 3-TEMP CYC B	77	1000	0	0.13μ SRAM	0901	No
9080009	EP1C20	400 FBGA	PRECON 3-TEMP CYC B	76	1000	0	0.13μ SRAM	0931	Yes
10050025	EP1K50	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	1013	Yes
9030006	EP1S10	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0907	Yes
9100030	EP1S25	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0942	Yes
9090008	EP1S80	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0936	Yes
10070028	EP1S80	1020 FBGA	PRECON 3-TEMP CYC B	24	1000	0	0.13μ SRAM	1028	Yes
10090021	EP1S80	1020 FBGA	PRECON 4-TEMP CYC B	25	1000	0	0.13μ SRAM	1036	Yes
9010001	EP1S80	1508 FBGA	PRECON 4-TEMP CYC B	29	1000	0	0.13μ SRAM	0849	Yes
9110032	EP1SGX25	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0943	Yes
9060036	EP20K30E	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0926	Yes
9100008	EP20K100	356 BGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	0931	Yes
10010021	EP20K100E	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	1001	Yes
10020009	EP20K160E	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	1005	Yes
9030002	EP20K160E	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0907	No
10040002	EP20K200E	208 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	1007	Yes
9060022	EP20K200E	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0925	Yes
9090020	EP20K300E	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0925	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	# OF CYCLES	# FAIL	Technology	Date Code	ROHS Compliant ?
9020002	EP20K400C	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.15μ SRAM	0901	Yes
10090008	EP20K400C	672 FBGA	PRECON 3-TEMP CYC B	24	1000	0	0.15μ SRAM	1031	Yes
9060011	EP20K400E	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0919	No
9080012	EP20K600E	652 BGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0935	No
9010012	EP20K1000E	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0849	Yes
9010013	EP20K1000E	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ SRAM	0849	Yes
9100004	EP2AGX65	358 UBGA	PRECON 3-TEMP CYC B	29	700	0	40 nm SRAM	0941	Yes
10010029	EP2AGX65	358 UBGA	PRECON 3-TEMP CYC B	25	1300	0	40 nm SRAM	0950	Yes
10100015	EP2AGX65	358 UBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	1039	Yes
10100012	EP2AGX95	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	1040	Yes
10070038	EP2AGX125	1152 FBGA	PRECON 3-TEMP CYC B	27	1000	0	40 nm SRAM	1027	Yes
10050026	EP2AGX260	1152 FBGA	PRECON 3-TEMP CYC B	30	1000	0	40 nm SRAM	1020	Yes
9100006	EP2C8	148 QFN	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	0940	Yes
10020010	EP2C8	256 FBGA	PRECON 3-TEMP CYC B	77	1000	0	0.09μ SRAM	1001	Yes
9040021	EP2C35	672 FBGA	PRECON 3-TEMP CYC B	77	1000	0	0.09μ SRAM	0913	Yes
9100029	EP2C70	672 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	0942	Yes
10090028	EP2C70	672 FBGA	PRECON 3-TEMP CYC B	77	1000	0	0.09μ SRAM	1025	Yes
9070028	EP2S30	484 FBGA	PRECON 3-TEMP CYC B	23	1000	0	0.09μ SRAM	0907	No
10090025	EP2S30	484 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	1039	Yes
9020005	EP2S90	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	0901	Yes
9100003	EP2S90	1020 FBGA	PRECON 3-TEMP CYC B	24	1000	0	0.09μ SRAM	0937	Yes
10040020	EP2S90	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	1013	Yes
9040029	EP2S130	1508 FBGA	PRECON 3-TEMP CYC B	24	1000	0	0.09μ SRAM	0913	Yes
10110015	EP2S180	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	1044	Yes
10110006	EP2S180	1508 FBGA	PRECON 4-TEMP CYC B	25	1000	0	0.09μ SRAM	1037	Yes
9090024	EP2SGX90	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	0931	No
10010012	EP3C5	144 EQFP	PRECON 3-TEMP CYC B	79	1000	0	65 nm SRAM	1001	Yes
10040029	EP3C5	144 EQFP	PRECON 3-TEMP CYC B	80	1000	0	65 nm SRAM	1016	Yes
10010010	EP3C10	144 EQFP	PRECON 3-TEMP CYC B	73	1000	0	65 nm SRAM	1001	Yes
10050001	EP3C16	144 EQFP	PRECON 3-TEMP CYC B	80	1000	0	60 nm SRAM	1018	Yes
10040009	EP3C16	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	1014	Yes
10050017	EP3C25	144 EQFP	PRECON 3-TEMP CYC B	80	1000	0	65 nm SRAM	1019	Yes
10040008	EP3C25	240 PQFP	PRECON 3-TEMP CYC B	25	2000	0	65 nm SRAM	1014	Yes
10050016	EP3C25	256 FBGA	PRECON 3-TEMP CYC B	78	1000	0	60 nm SRAM	1019	Yes
10060018	EP3C25	256 FBGA	PRECON 3-TEMP CYC B	79	1000	0	60 nm SRAM	1019	Yes
10040010	EP3C40	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	1014	Yes
10060015	EP3C40	484 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1021	Yes
10120003	EP3C55	484 UBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1031	Yes
10050021	EP3C55	780 FBGA	PRECON 3-TEMP CYC B	24	1000	0	60 nm SRAM	1013	Yes
10110024	EP3C55	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1046	Yes
9100010	EP3C80	484 UBGA	PRECON 3-TEMP CYC B	77	1000	0	65 nm SRAM	0937	Yes
10010022	EP3C80	484 UBGA	PRECON 3-TEMP CYC B	24	700	0	65 nm SRAM	1003	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	# OF CYCLES	# FAIL	Technology	Date Code	ROHS Compliant ?
10070020	EP3C80	484 UBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1019	Yes
10040021	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	77	1000	0	60 nm SRAM	1007	Yes
10060028	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1019	Yes
10080031	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	30	1000	0	60 nm SRAM	1035	Yes
10110026	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1048	Yes
10120016	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1052	Yes
10120017	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1052	Yes
10120018	EP3C120	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1052	Yes
9070009	EP3CLS200	780 FBGA	PRECON 3-TEMP CYC B	28	1000	0	60 nm SRAM	0916	Yes
9070010	EP3CLS200	780 FBGA	PRECON 3-TEMP CYC B	44	1000	0	60 nm SRAM	0925	Yes
9080011	EP3SE50	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	0925	Yes
9040010	EP3SL110	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	0912	Yes
9040011	EP3SL110	1152 FBGA	PRECON 3-TEMP CYC B	34	1000	0	65 nm SRAM	0912	Yes
9100013	EP3SL150	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	0942	Yes
9100015	EP3SL150	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	0942	Yes
9100016	EP3SL150	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	0942	Yes
9100035	EP3SL150	1152 FBGA	PRECON 3-TEMP CYC B	25	700	0	65 nm SRAM	0944	Yes
10100010	EP3SL150	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	1041	Yes
10070021	EP3SL150	780 FBGA	PRECON 3-TEMP CYC B	25	1000	0	65 nm SRAM	1027	Yes
9040015	EP3SL200	1152 FBGA	PRECON 3-TEMP CYC B	20	1000	0	65 nm SRAM	0907	Yes
10080012	EP3SL200	1152 FBGA	PRECON 4-TEMP CYC B	25	1000	0	65 nm SRAM	1019	Yes
10040013	EP4CE40	484 FBGA	PRECON 3-TEMP CYC B	23	1000	0	60 nm SRAM	1014	Yes
10040014	EP4CE40	484 FBGA	PRECON 3-TEMP CYC B	24	1000	0	60 nm SRAM	1014	Yes
10040022	EP4CGX15	148 QFN	PRECON 3-TEMP CYC B	23	1000	0	60 nm SRAM	1015	Yes
10050009	EP4CGX15	148 QFN	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1012	Yes
10080028	EP4CGX15	148 QFN	PRECON 3-TEMP CYC B	77	1000	0	60 nm SRAM	1025	Yes
10040028	EP4CGX15	169 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1017	Yes
10040032	EP4CGX15	169 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1017	Yes
10060001	EP4CGX15	169 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1022	Yes
10060002	EP4CGX15	169 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1022	Yes
10080015	EP4CGX150	672 FBGA	PRECON 3-TEMP CYC B	30	1000	0	60 nm SRAM	1028	Yes
10090024	EP4CGX150	896 FBGA	PRECON 3-TEMP CYC B	25	1000	0	60 nm SRAM	1038	Yes
10110002	EP4CGX150	896 FBGA	PRECON 3-TEMP CYC B	30	1000	0	60 nm SRAM	1044	Yes
9010018	EP4SGX230	1152 FBGA	PRECON 3-TEMP CYC B	12	1000	0	40 nm SRAM	0901	Yes
9040019	EP4SGX230	1152 FBGA	PRECON 3-TEMP CYC B	11	1000	0	40 nm SRAM	0915	Yes
9040020	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	18	1000	0	40 nm SRAM	0915	Yes
9050021	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	22	1000	0	40 nm SRAM	0921	Yes
9060021	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	43	1000	0	40 nm SRAM	0924	Yes
9090031	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	0938	Yes
9090032	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	0938	Yes
10020008	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	25	2000	0	40 nm SRAM	1005	Yes
11010007	EP4SGX230	1517 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	1101	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	# OF CYCLES	# FAIL	Technology	Date Code	ROHS Compliant ?
11010008	EP4SGX530	1152 HBGA	PRECON 4-TEMP CYC B	16	1000	0	40 nm SRAM	1103	Yes
11010011	EP4SGX530	1152 HBGA	PRECON 4-TEMP CYC B	17	1000	0	40 nm SRAM	1103	Yes
9050020	EP4SGX530	1517 FBGA	PRECON 3-TEMP CYC B	30	1000	0	40 nm SRAM	0921	Yes
9060020	EP4SGX530	1517 FBGA	PRECON 3-TEMP CYC B	87	1000	0	40 nm SRAM	0924	Yes
11010001	EP4SGX530	1517 HBGA	PRECON 4-TEMP CYC B	25	1000	0	40 nm SRAM	1101	Yes
9050033	EP4SGX530	1932 FBGA	PRECON 3-TEMP CYC B	24	1000	0	40 nm SRAM	0922	Yes
9100036	EP4SGX530	1932 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	0944	Yes
10090001	EP4SGX530	1932 FBGA	PRECON 3-TEMP CYC B	40	1000	0	40 nm SRAM	1030	Yes
9040001	EPC1	20 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EPROM	0907	Yes
9070011	EPC1	8 PDIP	PRECON 1-TEMP CYC B	45	1000	0	0.5μ EPROM	0929	Yes
9010014	EPC1441	20 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EPROM	0901	Yes
10020046	EPC1441	20 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EPROM	1001	Yes
10050020	EPC2	20 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.4μ FLASH	1013	Yes
10110001	EPC2	20 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.4μ FLASH	1037	Yes
9010017	EPC4	100 PQFP	PRECON 3-TEMP CYC B	45	1000	0	0.35μ FLASH	0910	Yes
10070002	EPC4	100 PQFP	PRECON 3-TEMP CYC B	45	1000	0	0.35μ FLASH	1013	Yes
9090001	EPC8	100 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.35μ FLASH	0935	Yes
9090043	EPC8	100 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.35μ FLASH	0935	Yes
10010008	EPC16	88 UBGA	PRECON 3-TEMP CYC B	45	1000	0	0.35μ FLASH	0949	Yes
9020001	EPF10K10	208 PQFP	PRECON 3-TEMP CYC B	24	1000	0	0.42μ SRAM	0901	Yes
9050032	EPF10K20	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.42μ SRAM	0922	Yes
10080023	EPF10K30A	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.3μ SRAM	1019	Yes
10030001	EPF10K50	240 RQFP	PRECON 3-TEMP CYC B	25	1000	0	0.42μ SRAM	1008	Yes
9050005	EPF10K50V	356 BGA	PRECON 3-TEMP CYC B	25	1000	0	0.3μ SRAM	0913	Yes
10040004	EPF10K70	240 RQFP	PRECON 3-TEMP CYC B	25	1000	0	0.42μ SRAM	1013	Yes
10110029	EPF10K70	240 RQFP	PRECON 3-TEMP CYC B	25	1000	0	0.42μ SRAM	1048	Yes
9080013	EPF10K100A	356 BGA	PRECON 3-TEMP CYC B	25	1000	0	0.3μ SRAM	0935	Yes
9050001	EPF10K100E	208 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	0916	Yes
9050030	EPF10K100E	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	0922	Yes
10020025	EPF10K100E	356 BGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	1001	Yes
9040018	EPF10K130E	240 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.22μ SRAM	0915	Yes
9080008	EPF6016A	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.3μ SRAM	0932	Yes
9070001	EPF8282A	84 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.42μ SRAM	0919	Yes
10040030	EPM240Z	100 MBGA	PRECON 3-TEMP CYC B	45	1000	0	0.18μ FLASH	1017	Yes
10020013	EPM570	100 TQFP	PRECON 3-TEMP CYC B	77	1000	0	0.18μ FLASH	1001	Yes
10070003	EPM570	100 TQFP	PRECON 3-TEMP CYC B	44	1000	0	0.18μ FLASH	1013	Yes
9090007	EPM570	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ FLASH	0931	Yes
9070020	EPM570	256 MBGA	PRECON 3-TEMP CYC B	24	1000	0	0.18μ FLASH	0919	Yes
9050008	EPM1270	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.18μ FLASH	0913	Yes
9020008	EPM2210	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ FLASH	0901	No
10120011	EPM2210	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.18μ FLASH	1031	Yes
10040027	EPM3064A	100 TQFP	PRECON 3-TEMP CYC B	80	1000	0	0.35μ EEPROM	1007	Yes

REL LOT #	DEVICE	PACKAGE TYPE	RELIABILITY TEST	# UNITS	# OF CYCLES	# FAIL	Technology	Date Code	ROHS Compliant ?
10010030	EPM7032AE	44 TQFP	PRECON 3-TEMP CYC B	45	1000	0	0.35μ EEPROM	1001	Yes
9040002	EPM7032S	44 PLCC	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EEPROM	0907	Yes
9010009	EPM7064AE	100 TQFP	PRECON 3-TEMP CYC B	45	1000	0	0.3μ EEPROM	0851	No
9100028	EPM7064S	44 TQFP	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EEPROM	0937	Yes
10040017	EPM7064S	44 TQFP	PRECON 3-TEMP CYC B	45	1000	0	0.5μ EEPROM	1007	Yes
9050022	EPM7128AE	100 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.3μ EEPROM	0920	Yes
9010008	EPM7256AE	144 TQFP	PRECON 3-TEMP CYC B	25	1000	0	0.3μ EEPROM	0851	No
9080001	EPM7256B	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ EEPROM	0919	No
10070004	EPM7256E	192 PGA	PRECON 3-TEMP CYC B	50	1000	0	0.5μ EEPROM	1025	No
9030015	EPM7512AE	208 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.3μ EEPROM	0918	Yes
10100013	EPM7512AE	208 PQFP	PRECON 3-TEMP CYC B	25	1000	0	0.35μ EEPROM	1037	Yes
10030018	EPM7512AE	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.35μ EEPROM	1001	Yes
10080013	EPM7512B	256 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.22μ EEPROM	1025	Yes
8080002	HC1S60	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.13μ SRAM	0825	No
8020006	HC210	484 FBGA	PRECON 3-TEMP CYC B	80	1000	0	0.09μ SRAM	0801	Yes
8110011	HC230	1020 FBGA	PRECON 3-TEMP CYC B	25	1000	0	0.09μ SRAM	0837	Yes
10090007	HC4GX25	1152 FBGA	PRECON 3-TEMP CYC B	25	1000	0	40 nm SRAM	1036	Yes

## Solder Joint Reliability

Solder joint Reliability is measured by temperature cycling devices on a printed circuit board from 0°C to 100°C at 1-2 cycles per hour. This test is designed to identify failures due to the mismatch of temperature coefficients of expansion between the device and printed circuit board. Devices are soldered onto a 2.36 mm thick, 40cm long, and 10cm wide FR4 printed circuit board by convection reflow soldering. MBGA (0.5 mm pitch) package is soldered on 1.6 mm thick FR4 printed circuit board in addition to 2.36 mm thick one. QFN package is soldered on 0.8 mm thick FR4 printed circuit board. The devices are continuously monitored for failure of second level interconnects. Creep failures occur in the solder ball at points of maximum stress. The actual fatigue life is obtained by fitting failure data using a log-normal or Weibull distribution to predict the number of cycles to 0.1% fail. In many cases no failures are observed and the test was stopped after 5000 cycles. The effects of various package and printed circuit board parameters can be predicted via finite element modeling.<sup>xii xiii</sup> The results of finite element modeling are used to optimize package reliability and to extend the results to similar die/package combinations.

## Tin-Lead (Sn-Pb) Solder Joint Reliability

Package	Substrate pad size	Pitch	Technology	heat sink	Die Size (mm)	MTTF	Cycles to 0.1% fails (Extrapolated)
U88	0.4 mm	0.8 mm	Wire-bonded Stacked Die + 2L FR4 substrate	None	6.9 * 4.6	4068	3162
E144	NA	0.5mm	lead frame + ground pad	None	5.12 * 5.21	0 fails to 6000	0 fails to 6000
N148*	NA	0.5mm	lead frame + ground pad	None	5.12 * 5.21	2839	2119
F256	0.45mm	1.0mm	low k die + Wire Bond + 4 Layer BT	None	5.80*6.22	4798	3775
F256	0.45mm	1.0mm	low k die + Wire Bond + 4 Layer BT	None	5.80*6.22	5058	3236
F256	0.45mm	1.0mm	low k die + Wire Bond + 4 Layer BT	None	5.80*6.22	4194	2161
F256	0.45 mm	1.0 mm	Wire Bond + 2 Layer BT	None	8.8 * 7.9	4437	3687
F256 thin outline	0.45 mm	1.0 mm	low k die + Wire Bond + 4 Layer BT	None	7.68 * 6.81	3574	2888
B356	0.58 mm	1.27 mm	Wire Bond + 2 Layer BT	None	9 * 9.8	0 fails to 5000	0 fails to 5000
U358	0.4mm	0.8mm	Lid-less Flip-Chip + 4L build up BT	None	10.11*10	2777	2740
U484	0.4mm	0.8mm	low k die + Wire Bond + 4 Layer BT	None	8.4 * 8.03	0 fails to 5000	0 fails to 5000
B652	0.58 mm	1.27 mm	Wire bond + 1 Layer Tape	Cu	17.01 * 15.38	0 fails to 5000	0 fails to 5000
B724	0.55 mm	1.27 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	18.1 * 13.4	0 fails to 2800	0 fails to 2800
F484	0.45 mm	1.0 mm	Wire bond + 2 layer BT	None	11.5 * 11.5	6534	3408
F672	0.45 mm	1.0 mm	Wire Bond + 4 Layer BT	None	11.19*11.12	5601	4448
F672	0.45 mm	1.0 mm	Wire Bond + 4 Layer BT	None	16 * 11.8	0 fails at 5200	0 fails at 5200

Package	Substrate pad size	Pitch	Technology	heat sink	Die Size (mm)	MTTF	Cycles to 0.1% fails (Extrapolated)
F672	0.45 mm	1.0 mm	Wire Bond + 4 Layer BT	None	16 * 11.8	0 fails at 5400	0 fails at 5400
F672	0.45mm	1.0mm	Low K die + Wire Bond + 4 Layer BT	None	8.4 * 8.03	0 fails to 5400	0 fails to 5400
F672	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	16.5 * 13.1	0 fails to 5400	0 fails to 5400
F780	0.45mm	1.0mm	Wire bond + 4Layer BT	None	10.7 5* 11.62	5087	3413
F780	0.45mm	1.0mm	Wire bond + 2Layer BT	None	10.7 5* 11.62	5318	4380
F780	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	16.3 * 13.5	5890	4614
F780	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	16.3 * 13.5	0 fails to 4500	0 fails to 4500
F896	0.45	1.0 mm	Wire bonded + 4 layer BT	None	8.86 * 9.96	0 fails to 4000	0 fails to 4000
F896	0.45	1.0 mm	Wire bonded + 4 layer BT	None	11.19*11.12	5148	3080
F1020	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	22.1 * 19.4	5781	5174
F1020	0.55mm	1.0mm	Low k Die + Flip Chip + 8 layer BT build-up	2 pc Cu	15.33 * 14.24	5432	4510
F1020	0.55mm	1.0mm	Low k Die + Flip Chip + 8 layer BT build-up	2 pc Cu	15.33 * 14.24	4333	3705
F1020	0.55mm	1.0mm	Low k Die + Flip Chip + 8 layer BT build-up	2 pc Cu	22.56 * 25.54	5579	4603
F1020	0.55mm	1.0mm	Flip Chip + 8 layer BT build-up	2 pc Cu	22.6X19.9	0 fails to 4000	0 fails to 4000
F1020	0.55 mm	1.0 mm	Lidless Flip Chip + 6 layer build-up BT	None	17.62*15.94	4804	3104
F1020	0.55 mm	1.0 mm	Lidless Flip Chip + 6 layer build-up BT	None	18.03*17.29	4551	3168
F1152	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	16*14	4106	3216
F1152	0.55 mm	1.0 mm	Lidless Flip Chip + 6 layer build-up BT	None	16*14	4421	3474
F1508	0.55mm	1.0mm	Low k Die + Flip Chip + 8 layer BT build-up	SPL	22.17 * 19.24	6506	3651
F1508	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	23.9 * 23.3	4233	2694
F1508	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	23.9 * 23.3	3074	2040
F1508	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	SPL	23.9 * 23.3	4797	3182
F1517	0.55 mm	1.0 mm	Flip Chip + 14 layer build-up BT	2 pc Cu	25.6 * 26.5 (N40 ELK die)	4497	3564
F1517	0.55 mm	1.0 mm	Flip Chip + 14 layer build-up BT	SPL	25.6 * 26.5 (N40 ELK die)	4733	4100
F1760	0.55 mm	1.0 mm	Flip Chip + 12 layer build-up BT	2 pc Cu	20.0 * 20.0 (N40 ELK die)	3541	2572

Package	Substrate pad size	Pitch	Technology	heat sink	Die Size (mm)	MTTF	Cycles to 0.1% fails (Extrapolated)
F1932	0.55 mm	1.0 mm	Flip Chip + 14 layer build-up BT	2 pc Cu	25.6 * 26.5 (N40 ELK die)	3552	2932

\*N148 used 0.8 mm board thickness. All others used 2.36 mm.

### Pb Free Solder Joint Reliability

Package	Substrate pad size	Pitch	Technology	heat sink	Die Size (mm)	MTTF	Cycles to 0.1% fails (Extrapolated)	PCB Thickness (mm)
M100	0.3 mm	0.5 mm	Wire Bond + 2 Layer BT	None	3.2 * 3.2	0 fails to 6000	0 fails to 6000	1.6
						0 fails to 6000	0 fails to 6000	2.36
M256	0.3 mm	0.5 mm	Wire Bond + 4 Layer BT	None	3.9 * 3.9	0 fails to 6000	0 fails to 6000	1.6
						0 fails to 6000	0 fails to 6000	2.36
U88	0.4 mm	0.8 mm	Wire-bonded Stacked Die + 2L FR4 substrate	None	6.9 * 4.6	0 fails to 6000	0 fails to 6000	2.36
T144	N/A	0.5 mm	lead frame	N/A	4.9*6.0	0 fails to 5500	0 fails to 5500	2.36
E144	NA	0.5mm	lead frame + ground pad	None	5.12 * 5.21	0 fails to 6000	0 fails to 6000	2.36
N148	NA	0.5mm	lead frame + ground pad	None	5.12 * 5.21	2938	2511	0.8
F256 thin outline	0.45 mm	1.0 mm	Wire Bond + 4 Layer BT	None	7.68 * 6.81	0 fails to 5000	0 fails to 5000	2.36
F256	0.45mm	1.0mm	low k die + Wire Bond + 4 Layer BT	None	5.80*6.22	0 fails to 6000	0 fails to 5000	2.36
Q240	N/A	0.5 mm	lead frame	N/A	8.0*7.9	0 fails to 6000	0 fails to 6000	2.36
U358	0.4mm	0.8mm	Lid-less Flip-Chip + 4 Layer build up BT	None	10.11*10	0 fails to 6000	0 fails to 6000	2.36
U484	0.4mm	0.8mm	low k die + Wire Bond + 4 Layer BT	None	8.4 * 8.03	0 fails to 3500	0 fails to 3500	2.36
F484	0.45	1.0 mm	Wire-bonded + 4 layer BT	None	10.8 * 8.8	0 fails to 6000	0 fails to 6000	2.36
F672	0.45 mm	1.0 mm	Wire Bond + 4 Layer BT	None	11.19*11.12	0 fails to 6000	0 fails to 6000	2.36
F780	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	16.3 * 13.5	0 fails to 5000	0 fails to 5000	2.36
F896	0.45	1.0 mm	Wire-bonded + 4 layer BT	None	8.86 * 9.96	0 fails to 4000	0 fails to 4000	2.36
F896	0.45	1.0 mm	Wire bonded + 4 layer BT	None	11.19*11.12	0 fails to 6000	0 fails to 6000	2.36
M1019	0.3mm	0.5mm	Lid-less Flip-Chip + 3-2-3 build up substrate	None	10.16*10.52	0 fails to 6000	0 fails to 6000	1.6
F1020	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	22.6 * 19.9	0 fails to 5887	0 fails to 5887	2.36
F1020	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	SPL	17.62*15.94	0 fails to 6000	0 fails to 6000	2.36
F1020	0.55 mm	1.0 mm	Lidless Flip Chip + 6 layer build-up BT	None	17.62*15.94	0 fails to 6000	0 fails to 6000	2.36
F1020	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	SPL	18.03*17.29	0 fails to 6000	0 fails to 6000	2.36
F1020	0.55 mm	1.0 mm	Lidless Flip Chip + 6 layer build-up BT	None	18.03*17.29	0 fails to 6000	0 fails to 6000	2.36
F1508	0.55 mm	1.0 mm	Flip Chip + 6 layer build-up BT	2 pc Cu	23.9 * 23.3	0 fails to 6000	0 fails to 6000	2.36

## Serial Configuration Devices

The EPCS4, EPCS16 and EPCS64 serial configuration devices are fabricated on Micron 0.11  $\mu\text{m}$  CMOS process technology, EPCS1 is on 0.15  $\mu\text{m}$  and EPCS128 on 65 nm. These products operate at a nominal  $V_{cc}$  of 3.3V. The EPCS1, EPCS4 and EPCS 16 are available in the 8-pin small outline integrated circuit (SOIC) package while EPCS64 and EPCS128 are available in 16-pin SOIC package.

### 0.15 $\mu\text{m}$ process - Die Related Results

Test Procedure	Test Conditions	Lot 1	Lot 2	Lot 3
High Temperature Operating Life	140°C, 4.2V 504hrs 1008hrs	0/80 0/80	0/77 0/77	0/80 0/80
Low Temperature Operating Life	-40°C, 4.2V 504hrs	0/80	0/77	0/80
High Temperature Bake	200°C, 504hrs 1008hrs	0/80 0/80	0/77 0/77	0/626 *1 --
Erase/Write Cycles and Bake	10,000 E/W cycles + Bake 200°C, 48hrs 100,000 E/W cycles + Bake 200°C, 48hrs	0/77 0/77	0/77 0/77	0/77 0/77
Electrostatic Discharge	Human body model: 1.5k $\Omega$ , 100pF	>2000V	>2000V	>2000V
Latch-up	Class II - Level A (at 85°C)	Pass	Pass	Pass

Note: \*1. Trials conducted at wafer level at 150°C.

### 0.11 $\mu\text{m}$ process - Die Related Results

Test Procedure	Test Conditions	Lot 1	Lot 2	Lot 3
High Temperature Operating Life	140°C, 4.2V 168 hrs 500 hrs	0/77 0/77	0/77 0/77	0/77 0/77
Low Temperature Operating Life	-40°C, 4.2V 168 hrs	0/15	0/15	0/15
High Temperature Bake	250°C, 168 hrs 500 hrs	0/77 0/77	0/77 0/77	0/77 0/77
Erase/Write Cycles and Bake	10,000 E/W cycles 100,000 E/W cycles + Bake 250°C, 168 hrs	0/77 0/77 0/77	0/77 0/77 0/77	0/77 0/77 0/77
Electrostatic Discharge	Human body model: 1.5k $\Omega$ , 100pF Machine Model: 0 $\Omega$ , 200pF	>2000V >200 V	>2000V > 200 V	>2000V >200 V
Latch-up	Class II - Level A (at 150°C)	Pass	Pass	Pass

### 65 nm process – Die Related Results

Test Procedure	Test Conditions	Lot 1	Lot 2	Lot 3
High Temperature Operating Life	125°C, 4.2V 168 hrs 500 hrs	0/77 0/77	0/77 0/77	0/77 0/77
High Temperature Bake	150°C 168 hrs 500 hrs 1,000 hrs	0/77 0/77 0/77	0/77 0/77 0/77	0/77 0/77 0/77
Erase/Write Cycles and Bake	10,000 E/W cycles + Bake 150°C, 168 hrs	0/77	0/77	0/77
Electrostatic Discharge	Human body model: 1.5kΩ, 100pF Machine Model: 0Ω, 200pF	>2000V > 200V	—	—
Latch-Up	Class II - 150°C	0/6	0/6	0/6

### Package Qualification Data

Package	Qualification Test	Read Out	Lot 1	Lot 2	Lot 3
SOIC8	High Temp Storage Life @ 150°C	1000 hrs	0/77	0/77	0/77
	Temp Humidity Bias (85°C /85%RH)	1000 hrs	0/77	0/77	0/77
	Temperature Cycle “C” (-65°C to 150°C)	500 eyc	0/77	0/77	0/77
	Unbiased HAST (130°C / 85%RH)	96 hrs	0/77	0/77	0/77
SOIC16	High Temp Storage Life @ 150°C	1000 hrs	0/77	0/77	0/77
	Temp Humidity Bias (85°C /85%RH)	1000 hrs	0/77	0/77	0/77
	Temperature Cycle “C” (-65°C to 150°C)	500 eyc	0/77	0/77	0/77
	Unbiased HAST (130°C / 85%RH)	96 hrs	0/77	0/77	0/77

- 
- i** J. Suehle et al., "Field and Temperature Acceleration of Time-Dependent Dielectric Breakdown in Intrinsic Thin SiO<sub>2</sub>", 32nd Proc. IRPS, pp. 120-125, 1994.
  - ii** J. Prendergast et al., "TDDB Characterization of Thin SiO<sub>2</sub> Films with Bimodal Failure Populations", 33rd Proc. IRPS, pp. 125-130, 1995.
  - iii** JEDEC publication, JEP122-E, "Failure Mechanisms and Models for Semiconductor Devices" pp29-31, Table 1. <http://www.jedec.org/download/search/jep122a.pdf>
  - iv** Microsoft™ Excel 5.0 statistical functions, Inverse Chi-Squared Distribution, variables are degrees of freedom and Confidence Level.
  - v** N. Mielke, "New EPROM Data-Loss Mechanisms", 21st Proc. IRPS, pp106-113, 1983
  - vi** N. Mielke, A. Fazio, H-C Liou, "Reliability Comparison of FLOTOX and Textured-Polysilicon E2PROMs" 25th Proc. IRPS, pp85-92, 1987w EPROM Data-Loss Mechanisms", 21st Proc. IRPS, pp106-113, 1983
  - vii** I. Fukuzawa, S. Ishiguro, S. Nanbu, "Moisture Resistance of Plastic LSIs by Reflow Soldering" 23rd Proc. IRPS, pp192-197, 1987
  - viii** E. Lin, E. Blackshear, P Serisky, "Moisture Induced Package Cracking in Plastic Encapsulated Surface Mount Components During Solder Reflow Process", 26th Proc. IRPS, pp83-89, 1988.
  - ix** K. Alexander, J. Hicks, T. Soukup, "A Moisture Resistant, UV Transmissive Passivation for Plastic Encapsulated EPROM Devices", 22nd Proc. IRPS, pp. 218-222, 1984
  - x** D. S. Peck, "Comprehensive Model for Humidity Testing Correlation," 24th Proc. IRPS, pp. 44-50, 1986.
  - xi** C. Shirley, r. Blish, "Thin-Film Cracking and Wire Ball Shear in Plastic DIPs Due to Temperature Cycle and Thermal Shock," 25th Proc. IRPS, pp.238-249, 1987.
  - xii** Yuan Li, et al., "Reliability Study of High-Pin-Count Flip-Chip BGA", 51st ECTC, May 28 – June 1 2001, pp. 276-280.
  - xiii** Yuan Li, et al., "Improve Reliability of A Full Array Fine Pitch BGA Package", 26th Intl. Electronics Manufacturing Technology Symposium, Oct 2-3, 2000, pp. 146-152